- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9913BCPZ-REEL71 (Analog Devices, Inc.) Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer PDF資料下載
參數(shù)資料
| 型號： | AD9913BCPZ-REEL71 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| 中文描述： | 低功耗250 MSPS的10位DAC 1.8伏CMOS直接數(shù)字頻率合成器 |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 473K |
| 代理商： | AD9913BCPZ-REEL71 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9913
Table 5. Determining the Direction of the Linear Sweep
Profile Pins [2:0] or CFR1 Bits [22:20]
x00
1
x01
1
x10
1
x11
1
Rev. 0 | Page 15 of 32
Linear Sweep Mode
Sweep off
Ramp up
Ramp down
Bidirectional ramp
1
x = don’t care.
Note that if the part is used in parallel port programming mode,
the sweep mode is only determined by the internal profile
control bits, CFR1 [22:20]. If the part is used in serial port
programming mode, either the internal profile control bits or
the external profile select pins can work as the sweep control.
CFR1 [27] selects between these two approaches.
Setting the Slope of the Linear Sweep
The slope of the linear sweep is set by the intermediate step size
(delta tuning word) between S0 and E0 (see Figure 22) and the
time spent (sweep ramp rate word) at each step. The resolution
of the delta tuning word is 32 bits for frequency and 14 bits for
phase. The resolution for the delta ramp rate word is 16 bits.
In linear sweep mode, the user programs a rising delta word
(RDW, Register 0x07) and a rising sweep ramp rate (RSRR,
Register 0x08). These settings apply when sweeping from S0 to
E0. The falling delta word (FDW, Register 0x07) and falling
sweep ramp rate (FSRR, Register 0x08) apply when sweeping
from E0 to S0.
Note that if the auxiliary accumulator is allowed to overflow, an
uncontrolled, continuous sweep operation occurs. To avoid this,
the magnitude of the rising or falling delta word should be
smaller than the difference between full-scale and the E0 value
(full-scale E0). For a frequency sweep, full-scale is 2
32
1. For
a phase sweep, full-scale is 2
14
1.
Figure 22 displays a linear sweep up and then down. This
depicts the dwell mode (see CRF1 [8]). If the no-dwell bit,
CFR1 [8], is set, the sweep accumulator returns to 0 upon
reaching E0.
S0
E0
TIME
RDW
FDW
RSRR
FSRR
L
(
Δ
f, p
Δ
f, p
Δ
t
Δ
t
0
Figure 22. Linear Sweep Mode
For a piecemeal or a nonlinear transition between S0 and E0,
the delta tuning words and ramp rate words can be reprogram-
med during the transition.
The formulas for calculating the step size of RDW or FDW are
SYSCLK
f
RDW
32
2
Step
Frequency
=
(MHz)
π
=
13
2
RDW
Step
Phase
(radians)
=
11
2
45
RDW
Step
Phase
(degrees)
The formula for calculating delta time from RSRR or FSRR is
(
)
(Hz)
/
SYSCLK
f
RSRR
t
=
Δ
At 250 MSPS operation, (
f
SYSCLK
=250 MHz). The minimum time
interval between steps is 1/250 MHz × 1 = 4 ns. The maximum
time interval is (1/250 MHz) × 65,535= 262 μs.
Frequency Linear Sweep Example
In linear sweep mode, when sweeping from low to high, the
RDW is applied to the input of the auxiliary accumulator and
the RSRR register is loaded into the sweep rate timer.
The RDW accumulates at the rate given by the ramp rate
(RSRR) until the output equals the upper limit in the linear
sweep parameter register (Register 0x06). The sweep is then
complete.
When sweeping from high to low, the FDW is applied to the
input of the auxiliary accumulator and the FSRR register is
loaded into the sweep rate timer.
The FDW accumulates at the rate given by the ramp rate
(FSRR) until the output equals the lower limit in the linear
sweep parameter register value (Register 0x06). The sweep is
then complete. A phase sweep works in the same manner with
fewer bits.
To view sweep capabilities using the profile pins and the no-
dwell bit, refer to Figure 23, Figure 24, and Figure 25.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9920A | 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator |
| AD9923A | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9923ABBCZ | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9923ABBCZRL | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9914 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC |
| AD9914/PCBZ | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 3.5 GSPS DDS w/Upconverter eval bd. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9914BCPZ | 功能描述:數(shù)據(jù)轉換 IC - 多種 3.5 GSPS DDS w/Upconverter RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 分辨率:8 bit 工作電源電壓:2.7 V to 5.5 V 功耗: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:MSOP-10 封裝:Reel |
| AD9914BCPZ-REEL7 | 功能描述:數(shù)據(jù)轉換 IC - 多種 3.5 GSPS DDS w/Upconverter RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 分辨率:8 bit 工作電源電壓:2.7 V to 5.5 V 功耗: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:MSOP-10 封裝:Reel |
| AD9914PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。