參數(shù)資料
型號: AD9882KSTZ-100
廠商: Analog Devices Inc
文件頁數(shù): 29/40頁
文件大?。?/td> 0K
描述: IC INTERFACE/DVI 100MHZ 100LQFP
標準包裝: 1
應用: 視頻
接口: 模擬,DVI
電源電壓: 3.15 V ~ 3.45 V
封裝/外殼: 100-LQFP
供應商設備封裝: 100-LQFP(14x14)
包裝: 管件
安裝類型: 表面貼裝
AD9882A
Rev. 0 | Page 35 of 40
SYNC PROCESSING ENGINE
SYNC SLICER
This section describes the basic operation of the sync
processing engine (see Figure 20).
The purpose of the sync slicer is to extract the sync signal from
the green graphics channel. A sync signal is not present on all
graphics systems (only those with sync-on-green). The sync
signal is extracted from the green channel in a two-step process.
1.
SOG input is clamped to its negative peak (typically 0.3 V
below the black level).
2.
The signal goes to a comparator with a variable trigger
level, nominally 0.15 V above the clamped level. The
output signal is typically a composite sync signal
containing both Hsync and Vsync.
SYNC SEPARATOR
A sync separator extracts the Vsync signal from a composite
sync signal. It does this through a low-pass filter-like or
integrator-like operation. It works on the idea that the Vsync
signal stays active for a much longer time than the Hsync signal.
So, it rejects any signal shorter than a threshold value, which is
somewhere between an Hsync pulse width and a Vsync pulse
width.
The sync separator on the AD9882A is an 8-bit digital counter
with a 5 MHz clock. It works independently of the polarity of
the composite sync signal. Polarities are determined elsewhere
on the chip. The counter counts up when Hsync pulses are
present. But since Hsync pulses are relatively short in width, the
counter reaches only a value of N before the pulse ends. It then
starts counting down, eventually reaching 0 before the next
Hsync pulse arrives. The specific value of N varies for different
video modes, but is always less than 255. For example, with a
1 ms width Hsync, the counter only reaches 5 (1 s/200 ns = 5).
When Vsync is present on the composite sync, the counter also
counts up. However, because the Vsync signal is much longer, it
counts to a higher number, M. For most video modes, M is at
least 255. So, Vsync can be detected on the composite sync
signal by detecting when the counter counts to higher than N.
The specific count that triggers detection (t) can be program-
med through the serial register (0x0E).
Once Vsync has been detected, a similar process detects when it
goes inactive. At detection, the counter first resets to 0, then
starts counting up when Vsync goes away. In a way similar to
the previous case, it detects the absence of Vsync when the
counter reaches the threshold count (T). In this way, it rejects
noise and/or serration pulses. Once Vsync is determined to be
absent, the counter resets to 0 and begins the cycle again.
05123-020
SOG
HSYNC IN
HSYNC OUT
PIXEL CLOCK
HSYNC OUT
PLL
AD9882A
CLOCK
GENERATOR
VSYNC IN
ACTIVITY
DETECT
ACTIVITY
DETECT
SYNC STRIPPER
COMP
SYNC
NEGATIVE
PEAK
CLAMP
SYNC SEPARATOR
INTEGRATOR
VSYNC
1/S
ACTIVITY
DETECT
MUX 2
MUX 1
MUX 4
MUX 5
MUX 3
POLARITY
DETECT
POLARITY
DETECT
HSYNC
COAST
SOG OUT
VSYNC OUT
DE
MUX 6
HSYNC
VSYNC
DE
DVI
Figure 20. Sync Processing Block Diagram
相關PDF資料
PDF描述
MS27473E16B55PA CONN PLUG 55POS STRAIGHT W/PINS
LTC4305IGN#TR IC BUFFER BUS 2WR ADDRESS 16SSOP
VI-B43-IW-F2 CONVERTER MOD DC/DC 24V 100W
AD9983AKCPZ-170 IC INTRFACE 8BIT 170MSPS 64LFCSP
VI-B42-IX-F4 CONVERTER MOD DC/DC 15V 75W
相關代理商/技術參數(shù)
參數(shù)描述
AD9882KSTZ-140 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9883 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays
AD9883/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays
AD9883A 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9883A/PCB 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG