參數(shù)資料
型號: AD9847
廠商: Analog Devices, Inc.
英文描述: 10-Bit 40 MSPS CCD Signal Processor with Integrated Timing Driver
中文描述: 10位40 MSPS的CCD信號處理器集成時序驅(qū)動
文件頁數(shù): 19/28頁
文件大?。?/td> 428K
代理商: AD9847
REV. A
AD9847
–19–
HD
HBLK
.
. . .
H1/H3
H1/H3
H2/H4
. . .
. . .
THE POLARITY OF H1 DURING BLANKING IS PROGRAMMABLE (H2 IS OPPOSITE POLARITY OF H1)
Figure 11. HBLK Masking Control
Horizontal Sequence Control
The AD9847 uses sequence change positions (SCP) and sequence
pointers (SPTR) to organize the individual horizontal sequences.
Up to four SCPs are available to divide the readout into four
separate regions, as shown in Figure 12. The SCP 0 is always
hard-coded to line 0, and SCP1–3 are register programmable.
During each region bounded by the SCP, the SPTR registers
designate which sequence is used by each signal. CLPOB, CLPDM,
PBLK, and HBLK each have a separate set of SCP. For example,
CLPOBSCP1 will define Region 0 for CLPOB, and in that region
any of the four individual CLPOB sequences may be selected
with the CLPOBSPTR registers. The next SCP defines a new
region, and in that region each signal can be assigned to a different
individual sequence. The sequence control registers are summarized
in Table VI.
UP TO FOUR INDIVIDUAL HORIZONTAL CLAMP AND BLANKING REGIONS MAY BE
PROGRAMMED WITHIN A SINGLE FIELD, USING THE SEQUENCE CHANGE POSITIONS.
SEQUENCE CHANGE OF POSITION #1
SEQUENCE CHANGE OF POSITION #2
SEQUENCE CHANGE OF POSITION #3
SINGLE FIELD (1 VD INTERVAL)
CLAMP AND PBLK SEQUENCE REGION 0
SEQUENCE CHANGE OF POSITION #0
(V-COUNTER = 0)
CLAMP AND PBLK SEQUENCE REGION 3
CLAMP AND PBLK SEQUENCE REGION 2
CLAMP AND PBLK SEQUENCE REGION 1
Figure 12. Clamp and Blanking Sequence Flexibility
Table VI. Horizontal Sequence Control Parameters for CLPOB, CLPDM, PBLK, and HBLK
Register Name
Length
Range
Description
SCP1–SCP3
SPTR0–SPTR3
12b
2b
0–4095 Line Number
0–3 Sequence Number
CLAMP/BLANK SCP to Define Horizontal Regions 0–3
Sequence Pointer for Horizontal Regions 0–3
相關(guān)PDF資料
PDF描述
AD9847AKST 10-Bit 40 MSPS CCD Signal Processor with Integrated Timing Driver
AD9848KST CCD Signal Processors with Integrated Timing Driver
AD9848 CCD Signal Processors with Integrated Timing Driver
AD9849 CCD Signal Processors with Integrated Timing Driver
AD9849KST CCD Signal Processors with Integrated Timing Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9847AKCPZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9847AKCPZRL 制造商:Analog Devices 功能描述:DISPLAY DRVR, 10-BIT 40MSPS CCD SGNL PROCESSOR W/ INTEGRATED - Tape and Reel
AD9847AKST 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Trays
AD9847AKSTRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3.3V/5V 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Tape and Reel
AD9847AKSTZ 功能描述:IC CCD SIGNAL PROC 10BIT 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件