- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9826KRSZRL (Analog Devices Inc)IC IMAGE SGNL PROC 16BIT 28-SSOP PDF資料下載
參數(shù)資料
| 型號： | AD9826KRSZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/20頁 |
| 文件大小： | 0K |
| 描述： | IC IMAGE SGNL PROC 16BIT 28-SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 圖像傳感器 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 75mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 帶卷 (TR) |
AD9826
–14–
adjust pin. A voltage applied to this pin will be subtracted from
the voltages applied to the Red, Green, and Blue inputs in the first
amplifier stage of the AD9826. The input clamp is disabled in this
mode. For more information, see the Circuit Operation section.
Timing for this mode is shown in Figure 4. CDSCLK1 should
be grounded in this mode. The rising edge of CDSCLK2 should
not occur before the previous falling edge of ADCCLK, as shown
by tADC2. The output data latency is three ADCCLK cycles. The
offset and gain values for the Red, Green, and Blue channels are
programmed using the serial interface. The order in which the
channels are switched through the multiplexer is selected by
programming the MUX Configuration Register.
1-Channel CDS Mode
This mode operates the same way as the 3-Channel CDS mode.
The difference is that the multiplexer remains fixed in this mode,
so only the channel specified in the MUX Configuration Regis-
ter is processed.
Timing for this mode is shown in Figure 2.
1-Channel SHA Mode
This mode operates the same way as 3-Channel SHA mode,
except that the multiplexer remains stationary. Only the channel
specified in the MUX Configuration Register is processed.
Timing for this mode is shown in Figure 6. CDSCLK1 should
be grounded in this mode of operation.
Configuration Register
The Configuration Register controls the AD9826’s operating
mode and bias levels. Bits D8 and D1 should always be set low.
Table II. Configuration Register Settings
D8D7
D6
D5
D4
D3
D2
D1
D0
Set
Input Range Internal VREF 3CH Mode
CDS Operation
Input Clamp Bias
Power-Down
Set
Output Mode
to
1 = 4 V*
1 = Enabled*
1 = On*
1 = CDS Mode*
1 = 4 V*
1 = On
to
0 = 2 Byte*
0
0 = 2 V
0 = Disabled
0 = Off
0 = SHA Mode
0 = 3 V
0 = Off (Normal)*
0
1 = 1 Byte
*
Power-on default value.
Bit D7 controls the input range of the AD9826. Setting D7 high
sets the input range to 4 V while setting Bit D7 low sets the
input range to 2 V. Bit D6 controls the internal voltage refer-
ence. If the AD9826’s internal voltage reference is used, then
this bit is set high. Setting Bit D6 low will disable the internal
voltage reference, allowing an external voltage reference to be
used. Setting Bit D5 high will configure the AD9826 for 3-
channel operation. If D5 is set low, the part will be in either
2CH or 1CH mode based on the settings in the MUX Configu-
ration Register (See Table III and the MUX Configuration
Register description). Setting Bit D4 high will enable the CDS
mode of operation, and setting this bit low will enable the SHA
mode of operation. Bit D3 sets the dc bias level of the AD9826’s
input clamp.
This bit should always be set high for the 4 V clamp bias, unless
a CCD with a reset feedthrough transient exceeding 2 V is used.
If the 3 V clamp bias level is used, then the peak-to-peak input
signal range to the AD9826 is reduced to 3 V maximum. Bit D2
controls the power-down mode. Setting Bit D2 high will place
the AD9826 into a very low-power “sleep” mode. All register
contents are retained while the AD9826 is in the powered-down
state. Bit D0 controls the output mode of the AD9826. Setting
Bit D0 high will enable a single byte output mode where only
the 8 MSBs of the 16 b ADC will be output on each rising edge
of ADCCLK (see Figure 8). If Bit D0 is set low, then the 16 b
ADC output is multiplexed into two bytes. The MSByte is
output on ADCCLK rising edge and the LSByte is output on
ADCCLK falling edge.
Table I. Internal Register Map
Register
Address
Data Bits
Name
A2 A1 A0
D8
D7
D6
D5
D4
D3
D2
D1
D0
Configuration
0
Input Rng
VREF
3CH Mode
CDS On
Clamp Pwr Dn
0
1 Byte Out
MUX Config
0
1
0
RGB/BGR
Red
Green
Blue
0
Red PGA
0
1
0
MSB
LSB
Green PGA
0
1
0
MSB
LSB
Blue PGA
1
0
MSB
LSB
Red Offset
1
0
1
MSB
LSB
Green Offset
1
0
MSB
LSB
Blue Offset
1
MSB
LSB
REV. B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9830ASTZ-REEL | IC DDS 10BIT 50MHZ CMOS 48TQFP |
| AD9832BRU-REEL | IC DDS 10BIT 25MHZ CMOS 16-TSSOP |
| AD9833BRM | IC WAVEFORM GEN PROG 10-MSOP |
| AD9834BRU | IC DDS W/COMP 2.3V 50MHZ 20TSSOP |
| AD9835BRU | IC DDS DAC 10BIT 50MHZ 16-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9828JST | 制造商:Analog Devices 功能描述: |
| AD9828JSTRL | 制造商:Analog Devices 功能描述: |
| AD9830 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Complete DDS |
| AD9830AST | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 50MHz 1-DAC 10-Bit Parallel 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:50 MHZ 10-BIT DDS DAC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC 10BIT DAC DDS 50 MHZ SMD 9830 |
| AD9830AST-REEL | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 50MHz 1-DAC 10-Bit Parallel 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:50 MHZ 10-BIT DDS DAC I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。