參數(shù)資料
型號: AD9779BSVZ
廠商: Analog Devices Inc
文件頁數(shù): 21/56頁
文件大?。?/td> 0K
描述: IC DAC 16BIT DUAL 1GSPS 100TQFP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1
位數(shù): 16
數(shù)據(jù)接口: 串行
轉換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
功率耗散(最大): 300mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應商設備封裝: 100-TQFP-EP(14x14)
包裝: 托盤
輸出數(shù)目和類型: 4 電流,單極
采樣率(每秒): 1G
AD9776/AD9778/AD9779
Rev. A | Page 28 of 56
Table 12. SPI Register Description
Address
Register Name
Reg. No.
Bits
Description
Function
Default
Comm Register
00
7
SDIO bidirectional
0: use SDIO pin as input data only
0
1: use SDIO as both input and output data
00
6
LSB/MSB first
0: first bit of serial data is MSB of data byte
0
1: first bit of serial data is LSB of data byte
00
5
Software reset
Bit must be written with a 1, then 0 to soft
reset SPI register map
0
00
4
Power-down mode
0: all circuitry is active
1: disable all digital and analog circuitry,
only SPI port is active
00
3
Auto power-down enable
Controls auto power-down mode, see the
0
00
1
PLL lock (read only)
0: PLL is not locked
1: PLL is locked
0
Digital Control Register
01
7:6
Filter interpolation factor
00: 1× interpolation
00
01: 2× interpolation
10: 4× interpolation
11: 8× interpolation
01
5:2
Filter modulation mode
See Table 21 for filter modes
0000
01
0
Zero stuffing
0: zero stuffing off
0
1: zero stuffing on
02
7
Data format
0: signed binary
0
1: unsigned binary
02
6
Dual/interleaved data bus mode
0: both input data ports receive data
0
1: Data Port 1 only receives data
02
5
Real mode
0: enable Q path for signal processing
0
1: disable Q path data (internal Q channel
clocks disabled, I and Q modulators
disabled)
02
4
DATACLK delay enable
02
3
Inverse sinc enable
0: inverse sinc filter disabled
0
1: inverse sinc filter enabled
02
2
DATACLK invert
0: output DATACLK same phase as internal
capture clock
0
1: output DATACLK opposite phase as
internal capture clock
02
1
TxEnable invert
Inverts the function of TxEnable Pin 39, see
0
02
0
Q first
0: first byte of data is always I data at
beginning of transmit
1: first byte of data is always Q data at
beginning of transmit
Sync Control Register
03
7:6
Data clock delay mode
00: manual
00
03
5:4
Extra data clock divide ratio
Data clock output divider (see Table 22 for
divider ratio)
00
03
3:0
Reserved
000
04
7:4
Data clock delay
Sets delay of REFCLK in to DATACLK out
0000
04
3:1
Output sync pulse divide
Sets frequency of SYNC_O pulses
000
04
0
Sync out delay
Sync output delay, Bit 4
05
7:4
Sync out delay
Sync output delay, Bits<3:0>
0
05
3:1
Input sync pulse frequency
Input sync pulse frequency divider, see the
000
05
0
Sync input delay
Sync input delay, Bit 4
0
相關PDF資料
PDF描述
AD9786BSVZRL IC DAC 16BIT INTERPOL/SP 80TQFP
AD9788BSVZRL IC DAC 16BIT 800MSPS 100TQFP
AD9806KSTZ IC CCD SIGNAL PROC 10BIT 48LQFP
AD9814JR IC CCD SIGNAL PROC 14BIT 28-SOIC
AD9823KRUZRL7 IC CDS FOR DGTL CAMERA 14-TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
AD9779BSVZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9779BSVZRL 功能描述:IC DAC 16BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD9779BSVZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9779-EB 制造商:Analog Devices 功能描述:EVAL BOARD 16 BIT DUAL INTERPOLATION DAC - Bulk
AD9779-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk