- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD9779BSVZ (Analog Devices Inc)IC DAC 16BIT DUAL 1GSPS 100TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9779BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/56頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT DUAL 1GSPS 100TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9776/AD9778/AD9779
Rev. A | Page 44 of 56
Using Data Delay to Meet Timing Requirements
To meet strict timing requirements at input data rates of up to
250 MSPS, the AD977x has a fine timing feature. Fine timing
adjustments are made by programming values into the data
clock delay register (Register 0x04, Bits<7:4>). This register can
be used to add delay between the REFCLK in and the
DATACLK out. Figure 97 shows the default delay present when
DATACLK delay is disabled. The disable function bit is found
in Register 0x02, Bit 4. Figure 98 shows the delay present when
DATACLK delay is enabled and set to 0000. Figure 99 indicates
the delay when DATACLK delay is enabled and set to 1111.
Note that the setup and hold times specified for data to
DATACLK are defined for DATACLK delay disabled.
CH1 1.00V
Ω
TEK RUN: 5.00GS/s
SAMPLE
CH2 500mV
Ω
M2.00ns
CH1
420mV
Δ: 4.48nS
@: 40.28nS
2
1
05361-089
Figure 97. Delay from REFCLK to DATACLK with DATACLK Delay Disabled
CH1 1.00V
Ω
TEK RUN: 5.00GS/s
SAMPLE
CH2 500mV
Ω
M2.00ns
CH1
420mV
Δ: 4.76nS
@: 35.52nS
2
1
05361-090
Figure 98. Delay from REFCLK to DATACLK Out with DATACLK Delay = 0000
CH1 1.00V
Ω
TEK RUN: 5.00GS/s
SAMPLE
CH2 500mV
Ω
M2.00ns
CH1
420mV
Δ: 7.84nS
@: 32.44nS
2
1
05361-091
Figure 99. Delay from REFCLK to DATACLK Out with DATACLK Delay = 1111
The difference between the minimum delay shown in Figure 98
and the maximum delay shown in Figure 99 is the range
programmable using the DATACLK delay register. The delay
(in absolute time) when programming DATACLK delay
between 0000 and 1111 is a linear extrapolation between these
two figures. The typical delays per increment over temperature
are shown in Table 20.
Table 20. Data Delay Line Typical Delays Over Temperature
Delays
40°C
+25°C
+85°C
Unit
Delay Between Disabled and
Enabled
370
416
432
ps
Average Delay per Increment
171
183
197
ps
The frequency of DATACLK out depends on several program-
mable settings: interpolation, zero stuffing, and interleaved/
dual port mode, all of which have an effect on the REFCLK
frequency. The divisor function between REFCLK and
DATACLK is equal to the values shown in Table 21.
Table 21. REFCLK to DATACLK Divisor Ratio
Interpolation
Zero Stuffing
Input Mode
Divisor
1
Disabled
Dual port
1
2
Disabled
Dual port
2
4
Disabled
Dual port
4
8
Disabled
Dual port
8
1
Disabled
Interleaved
Invalid
2
Disabled
Interleaved
1
4
Disabled
Interleaved
2
8
Disabled
Interleaved
4
1
Enabled
Dual port
2
Enabled
Dual port
4
Enabled
Dual port
8
Enabled
Dual port
16
1
Enabled
Interleaved
1
2
Enabled
Interleaved
2
4
Enabled
Interleaved
4
8
Enabled
Interleaved
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9786BSVZRL | IC DAC 16BIT INTERPOL/SP 80TQFP |
| AD9788BSVZRL | IC DAC 16BIT 800MSPS 100TQFP |
| AD9806KSTZ | IC CCD SIGNAL PROC 10BIT 48LQFP |
| AD9814JR | IC CCD SIGNAL PROC 14BIT 28-SOIC |
| AD9823KRUZRL7 | IC CDS FOR DGTL CAMERA 14-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9779BSVZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9779BSVZRL | 功能描述:IC DAC 16BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9779BSVZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9779-EB | 制造商:Analog Devices 功能描述:EVAL BOARD 16 BIT DUAL INTERPOLATION DAC - Bulk |
| AD9779-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。