參數(shù)資料
型號(hào): AD9640ABCPZ-125
廠商: Analog Devices Inc
文件頁(yè)數(shù): 39/52頁(yè)
文件大?。?/td> 0K
描述: IC ADC 14BIT 125MSPS 64LFCSP
設(shè)計(jì)資源: Interfacing ADL5534 to AD9640 High Speed ADC (CN0049)
標(biāo)準(zhǔn)包裝: 1
位數(shù): 14
采樣率(每秒): 125M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 846mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
AD9640
Rev. B | Page 44 of 52
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x0E
BIST Enable
(Local)
Open
Reset BIST
sequence
Open
BIST enable
0x00
0x10
Offset Adjust
(Local)
Open
Offset adjust in LSBs from +31 to 32
(twos complement format)
0x00
0x14
Output Mode
Drive
strength
0 V to 3.3 V
CMOS or
ANSI
LVDS:
1 V to 1.8 V
CMOS or
reduced:
LVDS
(global)
Output type
0 = CMOS
1 = LVDS
(global)
Open
Output
enable bar
(local)
Open
Output
invert
(local)
00 = offset binary
01 = twos complement
01 = gray code
11 = offset binary
(local)
0x00
Configures the
outputs and
the format of
the data
0x16
Clock Phase
Control
(Global)
Invert DCO
clock
Open
Input clock divider phase adjust
000 = no delay
001 = 1 input clock cycle
010 = 2 input clock cycles
011 = 3 input clock cycles
100 = 4 input clock cycles
101 = 5 input clock cycles
110 = 6 input clock cycles
0x00
Allows
selection of
clock delays
into the input
clock divider
0x17
DCO Output
Delay (Global)
Open
DCO clock delay
(delay = 2500 ps × register value/31)
00000 = 0 ps
00001 = 81 ps
00010 = 161 ps
11110 = 2419 ps
11111 = 2500 ps
0x00
0x18
VREF Select
(Global)
Reference voltage selection
00 = 1.25 V p-p
01 = 1.5 V p-p
10 = 1.75 V p-p
11 = 2.0 V p-p (default)
Open
0xC0
0x24
BIST Signature
LSB (Local)
BIST signature[7:0]
0x00
Read only
0x25
BIST Signature
MSB (Local)
BIST signature[15:8]
0x00
Read only
Digital Feature Control
0x100
Sync Control
(Global)
SM sync
enable
Open
Clock
divider next
sync only
Clock
divider
sync
enable
Master
sync
enable
0x00
0x104
Fast Detect
Control (Local)
Open
Fast Detect Mode Select[2:0]
Fast detect
enable
0x00
0x106
Fine Upper
Threshold
Register 0
(Local)
Fine Upper Threshold[7:0]
0x00
0x107
Fine Upper
Threshold
Register 1
(Local)
Open
Fine Upper Threshold[12:8]
0x00
0x108
Fine Lower
Threshold
Register 0
(Local)
Fine Lower Threshold[7:0]
0x00
0x109
Fine Lower
Threshold
Register 1
(Local)
Open
Fine Lower Threshold[12:8]
0x00
相關(guān)PDF資料
PDF描述
AD9641BCPZ-80 IC ADC 14BIT SRL 80MSPS 32LFCSP
AD9644BCPZ-80 IC ADC 14BIT 80MSPS 3V 48LFCSP
AD9648BCPZRL7-125 IC ADC 14BIT 125MSPS 64LFCSP
AD9649BCPZRL7-80 IC ADC 14BIT 80MSPS 32LFCSP
AD9653BCPZRL7-125 IC ADC 16BIT 125MSPS SRL 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9640ABCPZ-150 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 150Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9640ABCPZ-80 功能描述:IC ADC 14BIT 80MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9640ABCPZRL7-105 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9640ABCPZRL7-125 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 位數(shù):14 采樣率(每秒):125M 輸入數(shù):2 輸入類型:差分,單端 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):2 架構(gòu):管線 參考類型:外部, 內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:64-LFCSP-VQ(9x9) 標(biāo)準(zhǔn)包裝:750
AD9640ABCPZRL7-80 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter