參數(shù)資料
型號: AD9551BCPZ
廠商: ANALOG DEVICES INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 900 MHz, OTHER CLOCK GENERATOR, QCC40
封裝: 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40
文件頁數(shù): 32/40頁
文件大?。?/td> 792K
代理商: AD9551BCPZ
AD9551
Rev. B | Page 38 of 40
OUT1 Driver Control (Register 0x32)
Table 33.
Address
Bit
Bit Name
Description
0x32
7
OUT1 drive strength
Controls the output drive capability of the OUT1 driver.
0 = weak.
1 = strong (default).
6
OUT1 power-down
Controls power-down functionality of the OUT1 driver.
0 = OUT1 active (default).
1 = OUT1 powered down.
[5:3]
OUT1 mode control
OUT1 driver mode selection.
000 = CMOS, both pins active.
001 = CMOS, positive pin active, negative pin tristate.
010 = CMOS, positive pin tristate, negative pin active.
011 = CMOS, both pins tristate.
100 = LVDS.
101 = LVPECL (default).
110 = not used.
111 = not used.
[2:1]
OUT1 CMOS polarity
Selects the polarity of the OUT1 pins in CMOS mode.
00 = positive pin logic is true = 1, false = 0/negative pin logic is true = 0, false = 1 (default).
01 = positive pin logic is true = 1, false = 0/negative pin logic is true = 1, false = 0.
10 = positive pin logic is true = 0, false = 1/negative pin logic is true = 0, false = 1.
11 = positive pin logic is true = 0, false = 1/negative pin logic is true = 1, false = 0.
These bits are ineffective unless Bits[5:3] select CMOS mode.
0
Enable SPI control of OUT1
driver control
Controls OUT1 driver functionality.
0 = OUT1 is LVDS or LVPECL, per the OUTSEL pin (Pin 16) (default).
1 = OUT1 functionality defined by Bits[7:1].
Input PLL Control (Register 0x33)
Table 34.
Address
Bit
Bit Name
Description
0x33
7
Loop filter sample rate control
Select/bypass 8× clock divider to the digital loop filter.
0 = selected (default).
1 = bypassed.
6
Select 2× frequency divider
Select/bypass the 2× frequency divider.
0 = bypassed (default).
1 = selected.
Note that this bit is not functional in 19.44 MHz mode.
[5:4]
Select crystal frequency
Select the crystal frequency for 19.44 MHz mode.
00 = 52.000 MHz (default).
01 = 50.000 MHz.
10 = 49.860 MHz.
11 = 49.152 MHz.
Note that these bits are functional only in 19.44 MHz mode.
[3:0]
Unused
Unused.
相關(guān)PDF資料
PDF描述
AD9643BCPZ-170 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZ-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZ-250 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZRL7-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9753ASTZRL PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 12-BIT DAC, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9551BCPZ-REEL7 功能描述:IC CLOCK GEN TRANSLATOR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9552 制造商:AD 制造商全稱:Analog Devices 功能描述:Oscillator Frequency Upconverter
AD9552/PCBZ 功能描述:BOARD EVALUATION FOR AD9552 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9552BCPZ 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9552BCPZ 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32