參數(shù)資料
型號(hào): AD9551BCPZ
廠商: ANALOG DEVICES INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 900 MHz, OTHER CLOCK GENERATOR, QCC40
封裝: 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40
文件頁數(shù): 22/40頁
文件大?。?/td> 792K
代理商: AD9551BCPZ
AD9551
Rev. B | Page 29 of 40
REGISTER MAP
A bit that is labeled “aclr” is an active high, autoclearing bit. When set to a Logic 1 state, the control logic automatically returns it to
a Logic 0 state upon completion of the indicated task.
Table 22. Register Map
Addr.
(Hex)
Register
Name
(MSB)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
(LSB)
Bit 0
Default
0x00
Serial port
control
0
LSB first
Soft reset
(aclr)
1
Device reset
LSB first
0
0x18
0x04
Readback
control
Unused
Readback
control
0x00
0x05
I/O update
Unused
I/O update
(aclr)
0x00
0x0A
Output PLL
PFD and
charge
pump
Output PLL PDF and charge pump current control[7:0]
(3.5 μA granularity, ~900 μA full scale)
0x80
0x0B
Output PLL
PFD and
charge
pump
Enable SPI
control of
charge
pump
current
Enable SPI
control of
antiback-
lash
period
CP mode[1:0]
Enable CP
mode
control
PFD
feedback
input edge
control
PFD
reference
input edge
control
Force VCO
to midpoint
frequency
0x30
0x0C
Output PLL
PFD and
charge
pump
Unused
CP offset
current
polarity
CP offset current[1:0]
Enable CP
offset
current
control
Reserved/
enable PFD
up divide-
by-2
Reserved/
enable PFD
down divide-
by-2
Reserved/
enable
feedback
divide-by-2
0x00
0x0D
Output PLL
PFD and
charge
pump
Antibacklash
control[1:0]
Unused
Output PLL
lock
detector
power-
down
0x00
0x0E
VCO
control
Calibrate
VCO (aclr)
Enable
automatic
level
control
Automatic level control threshold[2:0]
Enable SPI
control of
VCO
calibration
Boost VCO
supply
Enable SPI
control of
VCO band
setting
0x70
0x0F
VCO
control
VCO level control[5:0]
Unused
0x80
0x10
VCO
control
VCO band control[6:0]
Unused
0x80
0x11
Output PLL
control
N[7:0] (output SDM integer part)
0x00
0x12
Output PLL
control
MOD[19:12] (output SDM modulus)
0x80
0x13
Output PLL
control
MOD[11:4] (output SDM modulus)
0x00
0x14
Output PLL
control
MOD[3:0] (output SDM modulus)
Enable SPI
control of
output
frequency
Bypass
output SDM
Disable
output SDM
Reset
output PLL
0x00
0x15
Output PLL
control
FRAC[19:12] (output SDM fractional part)
0x20
0x16
Output PLL
control
FRAC[11:4] (output SDM fractional part)
0x00
0x17
Output PLL
control
FRAC[3:0] (output SDM fractional part)
Enable
OUTPUT
PLL LOCKED
pin as test
port
Test mux control[1:0]
P1 divider[5]
0x01
0x18
Output PLL
control
P1 divider[4:0]
P0 divider[2:0]
0x00
相關(guān)PDF資料
PDF描述
AD9643BCPZ-170 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZ-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZ-250 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZRL7-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9753ASTZRL PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 12-BIT DAC, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9551BCPZ-REEL7 功能描述:IC CLOCK GEN TRANSLATOR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9552 制造商:AD 制造商全稱:Analog Devices 功能描述:Oscillator Frequency Upconverter
AD9552/PCBZ 功能描述:BOARD EVALUATION FOR AD9552 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9552BCPZ 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9552BCPZ 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32