- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16520 > AD9540-VCO/PCBZ (Analog Devices Inc)BOARD EVAL CLK GEN SYNTH 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9540-VCO/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL CLK GEN SYNTH 48LFCSP |
| 設(shè)計(jì)資源： | AD9540 Eval Brd Schematics AD9540 Eval Brd BOM AD9540 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘發(fā)生器 |
| 已用 IC / 零件： | AD9540 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9540
Rev. A | Page 29 of 32
CFR1[1] = 0 (default). The hardware manual synchronization
function is disabled. Either the part is outputting the STATUS
(CFR1[3] = 0) or it is using the SYNC_IN to slave the
SYNC_CLK signal to an external reference provided on
SYNC_IN (CFR1[3] = 1).
CFR1[1] = 1. The SYNC_IN/STATUS pin is set as a digital
input. Each subsequent rising edge on this pin advances the
SYNC_CLK rising edge by one SYSCLK period.
CFR1[0] High Speed Synchronization Enable Bit
This bit enables extra functionality in the autosynchronization
algorithm, which enables the device to synchronize high speed
clocks (SYNC_CLK > 62.5 MHz).
CFR1[0] = 0 (default). High speed synchronization is disabled.
CFR1[0] = 1. High speed synchronization is enabled.
Control Function Register 2 (CFR2)
The Control Register 2 is comprised of five bytes, that must be
written during a write operation involving CFR2. With some
minor exceptions, the CFR2 primarily controls analog and
timing functions on the AD9540.
CFR2[39] DAC Power-Down Bit
This bit powers down the DAC portion of the AD9540 and puts
it into the lowest power dissipation state.
CFR2[39] = 0 (default). DAC is powered on and operating.
CFR2[39] = 1. DAC is powered down and the output is in a
high impedance state.
CFR2[38:34] Open
Unused locations. Write a Logic 0.
CFR2[33] Internal Band Gap Power-Down
To shut off all internal quiescent current, the band gap needs to
be powered down. This is normally not done because it takes a
long time (~10 ms) for the band gap to power up and settle to
its final value.
CFR2[33] = 0. Even when all other sections are powered down,
the band gap is powered up and is providing a regulated voltage.
CFR2[33] = 1. The band gap is powered down.
CFR2[32] Internal CML Driver DRV_RSET
To program the CML driver output current, a resistor must
be placed between the DRV_RSET pin and ground. This bit
enables an internal resistor to program the output current
of the driver.
CFR2[32] = 0 (default). The DRV_RSET pin is enabled, and an
external resistor must be attached to the CP_RSET pin to
program the output current.
CFR2[32] = 1. The CML current is programmed by the internal
resistor and ignores the resistor on the DRV_RSET pin.
CFR2[31:29] Clock Driver Rising Edge
These bits control the slew rate of the rising edge of the CML
clock driver output. When these bits are on, additional current
is sent to the output driver to increase the rising edge slew rate
capability. Table 5 describes how the bits increase the current.
The additional current is on only during the rising edge of the
waveform for approximately 250 ps, not during the entire
transition.
Table 5. CML Clock Driver Rising Edge Slew Rate Control
Bits and Associated Surge Current
CFR2[31] = 1
7.6 mA
CFR2[30] = 1
3.8 mA
CFR2[29] = 1
1.9 mA
CFR2[28:26] Clock Driver Falling Edge Control
These bits control the slew rate of the falling edge of the CML
clock driver output. When these bits are on, additional current
is sent to the output driver to increase the rising edge slew rate
capability. Table 6 describes how the bits increase the current.
The additional current is on only during the rising edge of the
waveform, for approximately 250 ps, not during the entire
transition.
Table 6. CML Clock Drive Falling Edge Slew Rate Control
Bits and Associated Surge Current
CFR2[28] = 1
5.4 mA
CFR2[30] = 1
2.7 mA
CFR2[29] = 1
1.35 mA
CFR2[25] PLL Lock Detect Enable
This bit enables the SYNC_IN/STATUS pin as a lock detect
output for the PLL.
CFR2[25] = 0 (default).The STATUS_DETECT signal is
disabled.
CFR2[25] = 1. The STATUS_DETECT signal is enabled.
CFR2[24] PLL Lock Detect Mode
This bit toggles the modes of the PLL lock detect function. The
lock detect can either be a status indicator (locked or unlocked)
or it can indicate a lead-lag relationship between the two phase
frequency detector inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5504970-4 | CABLE ASSY FIBER SC-SC 5 METER |
| XR16V2550IL-0B-EB | EVAL BOARD FOR V2550 32QFN |
| VE-JV0-EZ-S | CONVERTER MOD DC/DC 5V 25W |
| RBM18DSEI-S243 | CONN EDGECARD 36POS .156 EYELET |
| S1812R-153K | INDUCTOR SHIELDED 15UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9542/PCBZ | |
| AD9542BCPZ | 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:托盤 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:1 |
| AD9542BCPZ-REEL7 | 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:750 |
| AD9543/PCBZ | 功能描述:EVALUATION BOARD AD9543 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 主要用途:計(jì)時(shí)，時(shí)鐘同步器 嵌入式:- 使用的 IC/零件:AD9543 主要屬性:- 輔助屬性:圖形用戶界面 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9543BCPZ | 功能描述:BBU DERIVATIVE FOR AD9545 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:時(shí)鐘同步器 PLL:是 輸入:差分或單端 輸出:CML、HCSL、LVDS 或單端 電路數(shù):2 比率 - 輸入:輸出:4：10 差分 - 輸入:輸出:是/是 頻率 - 最大值:2.4GHz 分頻器/倍頻器:是/無 電壓 - 電源:1.71 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:48-LFCSP（7x7） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。