參數(shù)資料
型號(hào)： AD9540-VCO/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/32頁(yè)
文件大小： 0K
描述： BOARD EVAL CLK GEN SYNTH 48LFCSP
設(shè)計(jì)資源： AD9540 Eval Brd Schematics
AD9540 Eval Brd BOM
AD9540 Gerber Files
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
已用 IC / 零件： AD9540
已供物品： 板
AD9540
Rev. A | Page 21 of 32
MODES OF OPERATION
SELECTABLE CLOCK FREQUENCIES AND
SELECTABLE EDGE DELAY
Because the precision driver is implemented using a DDS, it
is possible to store multiple clock frequency words to enable
externally switchable clock frequencies. The phase accumulator
runs at a fixed frequency, according to the active profile clock
frequency word. Likewise, any delay applied to the rising and
falling edges is a static value that comes from the delay shift
word of the active profile. The device has eight different
phase/frequency profiles, each with its own 48-bit clock
frequency word and 14-bit delay shift word. Profiles are selected
by applying their digital values on the clock select pins (Pin S0,
Pin S1, and Pin S2). It is not possible to use the phase offset of
one profile and the frequency tuning word of another.
SYNCHRONIZATION MODES FOR MULTIPLE DEVICES
In a DDS system, the SYNC_CLK is derived internally from the
master system clock, SYSCLK, with a ÷4 divider. Because the
divider does not power up to a known state, multiple devices in a
system might have staggered clock phase relationships, because
each device can potentially generate the SYNC_CLK rising edge
from any one of four rising edges of SYSCLK. This ambiguity can
be resolved by employing digital synchronization logic to control
the phase relationships of the derived clocks among different
devices in the system. Note that the synchronization functions
included on the AD9540 control only the timing relationships
among different digital clocks. They do not compensate for the
analog timing delay on the system clock due to mismatched phase
relationships on the input clock, CLK1 (see Figure 38).
SYSCLK DUT1
SYNC_CLK
DUT1
SYNC_CLK DUT2 w/o
SYNC_CLK ALIGNED
SYSCLK DUT2
SYNC_CLK DUT2 w/
SYNC_CLK ALIGNED
01
2
30
01
2
3
SYNCHRONIZATION FUNCTIONS CAN ALIGN
DIGITAL CLOCK RELATIONSHIPS, THEY
CANNOT DESKEW THE EDGES OF CLOCKS
04947-018
Figure 38. Synchronization Functions: Capabilities and Limitations
Automatic Synchronization
In automatic synchronization mode, the device is placed in slave
mode and automatically aligns the internal SYNC_CLK to a master
SYNC_CLK signal, supplied on the SYNC_IN input. When this bit
is enabled, the STATUS is not available as an output; however, an
out-of-lock condition can be detected by reading Control Function
Register 1 and checking the status of the STATUS_Error bit. The
automatic synchronization function is enabled by setting the
Control Function Register 1, Automatic Synchronization Bit
CFR1[3]. To employ this function at higher clock rates
(SYNC_CLK > 62.5 MHz, SYSCLK > 250 MHz), the high speed
sync enable bit (CFR1[0]) should be set as well.
Manual Synchronization, Hardware Controlled
In this mode, the user controls the timing relationship of the
SYNC_CLK with respect to SYSCLK. When hardware manual
synchronization is enabled, the SYNC_IN/STATUS pin
becomes a digital input. For each rising edge detected on the
SYNC_IN input, the device advances the SYNC_IN rising edge
by one SYSCLK period. When this bit is enabled, the STATUS is
not available as an output; however, an out-of-lock condition
can be detected by reading Control Function Register 1 and
checking the status of the STATUS_Error bit. This synchro-
nization function is enabled by setting the Hardware Manual
Synchronization Enable Bit CFR1[1].
Manual Synchronization, Software Controlled
In this mode, the user controls the timing relationship between
SYNC_CLK and SYSCLK through software programming.
When the software manual synchronization bit (CFR1[2]) is set
high, the SYNC_CLK is advanced by one SYSCLK cycle. Once
this operation is complete, the bit is cleared. The user can set
this bit repeatedly to advance the SYNC_CLK rising edge
multiple times. Because the operation does not use the
SYNC_IN/STATUS pin as a SYNC_IN input, the STATUS
signal can be monitored on the STATUS pin during this
operation.
相關(guān)PDF資料
PDF描述
5504970-4 CABLE ASSY FIBER SC-SC 5 METER
XR16V2550IL-0B-EB EVAL BOARD FOR V2550 32QFN
VE-JV0-EZ-S CONVERTER MOD DC/DC 5V 25W
RBM18DSEI-S243 CONN EDGECARD 36POS .156 EYELET
S1812R-153K INDUCTOR SHIELDED 15UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9542/PCBZ
AD9542BCPZ 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:托盤 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:1
AD9542BCPZ-REEL7 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:750
AD9543/PCBZ 功能描述:EVALUATION BOARD AD9543 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 主要用途:計(jì)時(shí)，時(shí)鐘同步器 嵌入式:- 使用的 IC/零件:AD9543 主要屬性:- 輔助屬性:圖形用戶界面 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9543BCPZ 功能描述:BBU DERIVATIVE FOR AD9545 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:時(shí)鐘同步器 PLL:是 輸入:差分或單端 輸出:CML、HCSL、LVDS 或單端 電路數(shù):2 比率 - 輸入:輸出:4：10 差分 - 輸入:輸出:是/是 頻率 - 最大值:2.4GHz 分頻器/倍頻器:是/無(wú) 電壓 - 電源:1.71 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:48-LFCSP（7x7） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*