
AD9289
Rev. 0 | Page 7 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
03682-005
H
G
F
E
D
C
B
A
1 234 567 8
Figure 3. BGA Top View (Looking Through)
Table 6. Pin Function Descriptions
Pin
No.
Mnemonic
Description
A1
D1–A
ADC A Complement Digital Output
B1
D1+A
ADC A True Digital Output
C1
FCO+
Frame Clock Output (MSB Indicator)
True Output
D1
DNC
Do Not Connect
E1
AGND
Analog Ground
F1
VIN–A
ADC A Analog Input—Complement
G1
VIN+A
ADC A Analog Input—True
H1
LVDS Output Bias Pin
A2
DNC
Do Not Connect
B2
DNC
Do Not Connect
C2
FCO–
Frame Clock Output (MSB Indicator)
Complement Output
D2
DNC
Do Not Connect
E2
AGND
Analog Ground
F2
AVDD
Analog Supply
G2
AGND
Analog Ground
H2
VIN+B
ADC B Analog Input—True
A3
D1–B
ADC B Complement Digital Output
B3
D1+B
ADC B True Digital Output
C3
DRVDD
Digital Supply
D3
DRGND
Digital Ground
E3
AGND
Analog Ground
F3
CML
Common Mode Level Output ( = AVDD/2)
G3
Shared Reference Control Bit
H3
VIN–B
ADC B Analog Input—Complement
A4
DNC
Do Not Connect
B4
DNC
Do Not Connect
C4
DCO+
Data Clock Output—True
D4
LOCK
PLL Lock Output
E4
AVDD
Analog Supply
F4
REFT_A
Reference Buffer Decoupling (Positive)
G4
REFB_A
Reference Buffer Decoupling (Negative)
H4
SENSE
Reference Mode Selection
A5
D1–C
ADC C Complement Digital Output
B5
D1+C
ADC C True Digital Output
C5
DCO–
Data Clock Output—Complement
Pin
No.
Mnemonic
Description
D5
AGND
Analog Ground
E5
AGND
Analog Ground
F5
REFT_B
Reference Buffer Decoupling (Positive)
G5
REFB_B
Reference Buffer Decoupling (Negative)
H5
VREF
Voltage Reference Input/Output
A6
DNC
Do Not Connect
B6
DNC
Do Not Connect
C6
DRVDD
Digital Supply
D6
DRGND
Digital Ground
E6
AVDD
Analog Supply
F6
AGND
Analog Ground
G6
AGND
Analog Ground
H6
VIN–C
ADC C Analog Input—Complement
A7
D1–D
ADC D Complement Digital Output
B7
D1+D
ADC D True Digital Output
C7
Data Format Select
D7
AGND
Analog Ground
E7
AGND
Analog Ground
F7
AVDD
Analog Supply
G7
AGND
Analog Ground
H7
VIN+C
ADC C Analog Input—True
A8
DNC
Do Not Connect
B8
DNC
Do Not Connect
C8
CLK+
Input Clock—True
D8
CLK–
Input Clock—Complement
E8
Power Down Selection
F8
VIN–D
ADC D Analog Input—Complement
G8
VIN+D
ADC D Analog Input—True
H8
Digital Test Pattern
1 LVDSBIAS use a 3.9 k resistor-to-analog ground to set the LVDS output
differential swing of 350 mV p-p.
2 DFS has an internal on-chip pull-down resistor and defaults to offset binary
output coding if untied. If twos complement output coding is desired then
tie this pin to AVDD.
3 To enable, tie this pin to AVDD. To disable, tie this pin to AGND.
4 DTP has an internal on-chip pull-down resistor.