- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD9267BCPZ (Analog Devices Inc)IC MOD SIGMA-DELTA DUAL 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9267BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MOD SIGMA-DELTA DUAL 64LFCSP |
| 標準包裝： | 1 |
| 類型： | 三角積分調(diào)制器 |
| 應用： | 無線通信系統(tǒng) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
AD9267
Rev. 0 | Page 14 of 24
Differential Input Configurations
Optimum performance can be achieved by driving the AD9267
in a differential input configuration. The ADA4937-2 differential
driver provides excellent performance and a flexible interface to
the ADC. The output common-mode voltage of the ADA4937-2 is
easily set by connecting AVDD to the VOCMx pin of the ADA4937-2
(see Figure 33). The noise and linearity of the ADA4937-2 needs
important consideration because the system performance may
be limited by the ADA4937-2.
11
6
7
13
12
9
15
200
60.4
49.9
50
SIGNAL
SOURCE
2V p-p
RT
60.4
VS
VIN–x
VIN+x
0.1F
+5V
–5V
ADA4937-2
VOCM2
07773
-027
AD9267
0.1F
AVDD
+1.8V
Figure 33. Differential Input Configuration Using the ADA4937-2
For frequencies offset from dc, where SNR is a key parameter,
differential transformer coupling is the recommended input
configuration. An example is shown in Figure 34. The center
tap of the secondary winding of the transformer is connected to
AVDD to bias the analog input.
The signal characteristics must be considered when selecting a
transformer. Most RF transformers saturate at frequencies
below a couple of megahertz (MHz), and excessive signal power
can cause core saturation, which leads to distortion.
50
SIGNAL
SOURCE
2V p-p
1:1
RT
50
VS
VIN–x
VIN+x
0.1F
AVDD
AD9267
07
77
3-
0
28
Figure 34. Differential Transformer Configuration
Voltage Reference
A stable and accurate 0.5 V voltage reference is built into the
AD9267. The reference voltage should be decoupled to minim-
ize the noise bandwidth using a 10 μF capacitor. The reference
is used to generate a bias current into a matched resistor such
that when used to bias the current in the feedback DAC, a
voltage of AVDD 0.5 V is developed at the internal side of the
input resistors (see Figure 35). The current bias circuit should
also be decoupled on the CFILT pin with a 10 μF capacitor. For
this reason, the VREF voltage should always be 0.5 V.
AVDD
AVDD – 0.5V
CFILT
AVDD – 0.5V
500
TO LOOP
FILTER
STAGE 2
500
VIN+x
VCM =AVDD
VIN p-p = 2V
VIN–x
500
10k
10F
0.5V
VREF
10F
REF
0
7773-
02
9
Figure 35. Voltage Reference Loop
Internal Reference Connection
To minimize thermal noise, the internal reference on the AD9267
is an unbuffered 0.5 V. It has an internal 10 kΩ series resistor,
which, when externally decoupled with a 10 μF capacitor, limits
the noise (see Figure 36). Do not use the unbuffered reference
to drive any external circuitry. The internal reference is used by
default and when Serial Register 0x18[6] is reset.
10k
2.85k
8.5k
3.5k
0.5V
TO CURRENT
GENERATOR
10F
0
777
3-
0
30
Figure 36. Internal Reference Configuration
External Reference Operation
If an external reference is desired, the internal reference can be
disabled by setting Serial Register 0x18[6] high. Figure 37 shows
an application using the ADR130B as a stable external reference.
0.5V
ADR130B
TO CURRENT
GENERATOR
0.1F
10F
AVDD
10k
07
77
3-
0
31
Figure 37. External Reference Configuration
CLOCK INPUT CONSIDERATIONS
The AD9267 offers two modes of sourcing the ADC sample
clock (CLK+ and CLK). The first mode uses an on-chip clock
multiplier that accepts a reference clock operating at the lower
input frequency. The on-chip phase-locked loop (PLL) then
multiplies the reference clock up to a higher frequency, which is
then used to generate all the internal clocks required by the Σ-Δ
modulator.
The clock multiplier provides a high quality clock that meets
the performance requirements of most applications. Using the
on-chip clock multiplier removes the burden of generating and
distributing the high speed clock.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9272BSVZRL-80 | IC ADC ASD OCTAL 80MSPS 100-TQFP |
| AD9273BBCZ-50 | IC ADCASD OCTAL 25MSPS 144CSPBGA |
| AD9276BSVZ | IC ADC 12BIT LNA/VGA/AAF 100TQFP |
| AD9277BSVZ | IC ADC 14BIT LNA/VGA/AAF 100TQFP |
| AD9278BBCZ | IC ADC 12BIT 50MSPS 144CSPBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9267BCPZRL7 | 功能描述:IC MOD SIGMA-DELTA DUAL 64LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9267EBZ | 功能描述:BOARD EVALUATION FOR AD9267 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| AD9268 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9268-105EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9268-125EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Dual 16 bit 125 high SNR ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。