- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9230BCPZ11-200 (Analog Devices Inc)IC ADC 11-BIT 200MSPS 56-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9230BCPZ11-200 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 11-BIT 200MSPS 56-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 11 |
| 采樣率（每秒）： | 200M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 373mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極 |
| 配用： | AD923011-200EBZ-ND - BOARD EVAL FOR AD9230 200MSPS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9230-11
Rev. 0 | Page 20 of 28
HARDWARE INTERFACE
Table 9. Serial Port Interface Pins
Mnemonic
Function
SCLK
SCLK (serial clock) is the serial shift clock in.
SCLK is used to synchronize serial interface
reads and writes.
SDIO
SDIO (serial data input/output) is a dual-purpose
pin. The typical role for this pin is an input and
output depending on the instruction being sent
and the relative position in the timing frame.
CSB
CSB (chip select bar) is an active low control that
gates the read and write cycles.
RESET
Master Device Reset. When asserted, device
assumes default settings. Active low.
The pins described in Table 9 comprise the physical interface
between the user’s programming device and the serial port
of the AD9230-11. All serial pins are inputs, which is an open-
drain output and should be tied to an external pull-up or
pull-down resistor (suggested value of 10 kΩ).
This interface is flexible enough to be controlled by either PROMS
or PIC microcontrollers as well. This provides the user with an
alternate method to program the ADC other than using an SPI
controller.
If the user chooses not to use the SPI interface, some pins serve
a dual function and are associated with a specific function when
strapped externally to AVDD or ground during device power
on. The Configuration Without the SPI section describes the
strappable functions supported on the AD9230-11.
The falling edge of CSB, in conjunction with the rising edge of
the SCLK, determines the start of the framing. An example of
the serial timing and its definitions can be found in Figure 33
and Table 11.
CONFIGURATION WITHOUT THE SPI
During an instruction phase, a 16-bit instruction is transmitted.
Data then follows the instruction phase and is determined by
the W0 and W1 bits, which is 1 or more bytes of data. All data is
composed of 8-bit words. The first bit of each individual byte of
serial data indicates whether this is a read or write command.
This allows the serial data input/output (SDIO) pin to change
direction from an input to an output.
In applications that do not interface to the SPI control registers,
the SDIO/DCS and SCLK/DFS pins can alternately serve as
standalone CMOS-compatible control pins. When the device is
powered up, it is assumed that the user intends to use the pins
as static control lines for the duty cycle stabilizer. In this mode,
the CSB pin should be connected to AVDD, which disables the
serial port interface.
Data can be sent in MSB or in LSB first mode. MSB first is
default on power-up and can be changed by changing the
configuration register. For more information about this feature
and others, see the AN-877 Application Note, Interfacing to
High Speed ADCs via SPI, at www.analog.com.
Table 10. Mode Selection
Mnemonic
External Voltage
Configuration
SDIO/DCS
AVDD
Duty cycle stabilizer enabled
AGND
Duty cycle stabilizer disabled
SCLK/DFS
AVDD
Twos complement enabled
AGND
Offset binary enabled
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tHI
tCLK
tLO
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
07
101
-02
7
Figure 33. Serial Port Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9231BCPZ-80 | IC ADC 12BIT 80MSPS 64LFCSP |
| AD9233BCPZRL7-125 | IC ADC 12BIT 125MSPS 48-LFCSP |
| AD9235BRURL7-40 | IC ADC 12BIT SGL 40MSPS 28TSSOP |
| AD9236BRUZRL7-80 | IC ADC 12BIT 80MSPS 28TSSOP |
| AD9237BCPZ-20 | IC ADC 12BIT SGL 20MSPS 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9230BCPZ-170 | 功能描述:IC ADC 12BIT 170MSPS 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9230BCPZ-210 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 12B 210Msps 1.8V RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9230BCPZ-250 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 56-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 250MSPS 12-BIT PARALLEL 56LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC ADC 12BIT 250MSPS LFCSP-56 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12-Bit 250 Msps ADC 制造商:Analog Devices 功能描述:IC, ADC, 12BIT, 250MSPS, LFCSP-56; Resolution (Bits):12bit; Sampling Rate:250MSPS; Supply Voltage Type:Single; Supply Voltage Min:1.7V; Supply Voltage Max:1.9V; Supply Current:181mA; Digital IC Case Style:CSP; No. of Pins:56 ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD9230BCPZRL7-170 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 12B 170Msps 1.8V RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9230XCPZ-170 | 制造商:Analog Devices 功能描述:12-BIT, 170/210/250 MSPS 1.8 V A/D CONVERTER - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。