- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17024 > AD923011-200EBZ (Analog Devices Inc)BOARD EVAL FOR AD9230 200MSPS PDF資料下載
參數(shù)資料
| 型號： | AD923011-200EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9230 200MSPS |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 11 |
| 采樣率（每秒）： | 200M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 1.0 ~ 1.5 V |
| 在以下條件下的電源（標準）： | 373mW @ 200MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9230-11 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD9230BCPZ11-200-ND - IC ADC 11-BIT 200MSPS 56-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9230-11
Rev. 0 | Page 20 of 28
HARDWARE INTERFACE
Table 9. Serial Port Interface Pins
Mnemonic
Function
SCLK
SCLK (serial clock) is the serial shift clock in.
SCLK is used to synchronize serial interface
reads and writes.
SDIO
SDIO (serial data input/output) is a dual-purpose
pin. The typical role for this pin is an input and
output depending on the instruction being sent
and the relative position in the timing frame.
CSB
CSB (chip select bar) is an active low control that
gates the read and write cycles.
RESET
Master Device Reset. When asserted, device
assumes default settings. Active low.
The pins described in Table 9 comprise the physical interface
between the user’s programming device and the serial port
of the AD9230-11. All serial pins are inputs, which is an open-
drain output and should be tied to an external pull-up or
pull-down resistor (suggested value of 10 kΩ).
This interface is flexible enough to be controlled by either PROMS
or PIC microcontrollers as well. This provides the user with an
alternate method to program the ADC other than using an SPI
controller.
If the user chooses not to use the SPI interface, some pins serve
a dual function and are associated with a specific function when
strapped externally to AVDD or ground during device power
on. The Configuration Without the SPI section describes the
strappable functions supported on the AD9230-11.
The falling edge of CSB, in conjunction with the rising edge of
the SCLK, determines the start of the framing. An example of
the serial timing and its definitions can be found in Figure 33
and Table 11.
CONFIGURATION WITHOUT THE SPI
During an instruction phase, a 16-bit instruction is transmitted.
Data then follows the instruction phase and is determined by
the W0 and W1 bits, which is 1 or more bytes of data. All data is
composed of 8-bit words. The first bit of each individual byte of
serial data indicates whether this is a read or write command.
This allows the serial data input/output (SDIO) pin to change
direction from an input to an output.
In applications that do not interface to the SPI control registers,
the SDIO/DCS and SCLK/DFS pins can alternately serve as
standalone CMOS-compatible control pins. When the device is
powered up, it is assumed that the user intends to use the pins
as static control lines for the duty cycle stabilizer. In this mode,
the CSB pin should be connected to AVDD, which disables the
serial port interface.
Data can be sent in MSB or in LSB first mode. MSB first is
default on power-up and can be changed by changing the
configuration register. For more information about this feature
and others, see the AN-877 Application Note, Interfacing to
High Speed ADCs via SPI, at www.analog.com.
Table 10. Mode Selection
Mnemonic
External Voltage
Configuration
SDIO/DCS
AVDD
Duty cycle stabilizer enabled
AGND
Duty cycle stabilizer disabled
SCLK/DFS
AVDD
Twos complement enabled
AGND
Offset binary enabled
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tHI
tCLK
tLO
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
07
101
-02
7
Figure 33. Serial Port Interface Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| HW-V5-ML523-UNI-G-J | EVALUATION PLATFORM VIRTEX-5 |
| AD9228-65EBZ | BOARD EVAL FOR AD9228 |
| GSM10DRST | CONN EDGECARD 20POS DIP .156 SLD |
| STD21W-A | WIRE & CABLE MARKERS |
| DK-SI-5SGXEA7N | KIT DEV STRATIX V FPGA 5SGXEA7 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9230-170EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 170/210/250 MSPS 1.8 V A/D Converter |
| AD9230-170EBZ | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 12-Bit 170 Msps ADC EB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9230-210EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 170/210/250 MSPS 1.8 V A/D Converter |
| AD9230-210EBZ | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 12-Bit 210 Msps ADC EB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9230-250EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 170/210/250 MSPS 1.8 V A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。