TMIN to T
參數(shù)資料
型號: AD9146-M5375-EBZ
廠商: Analog Devices Inc
文件頁數(shù): 53/56頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9146 DAC
設(shè)計資源: AD9146-M5375-EBZ Schematic
AD9146-M5375-EBZ Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: TxDAC+®
DAC 的數(shù)量: 2
位數(shù): 16
采樣率(每秒): 1G
數(shù)據(jù)接口: 串行
設(shè)置時間: 20ns
DAC 型: 電流
工作溫度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: AD9146
AD9146
Data Sheet
Rev. A | Page 6 of 56
DIGITAL SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, IFS = 20 mA, maximum sample rate, unless otherwise noted.
Table 2.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
CMOS INPUT LOGIC LEVEL
Input VIN Logic High
1.2
V
Input VIN Logic Low
0.6
V
CMOS OUTPUT LOGIC LEVEL
Output VOUT Logic High
1.4
V
Output VOUT Logic Low
0.4
V
LVDS RECEIVER INPUTS1
Applies to data, DCI, and FRAME inputs
Input Voltage Range, VIA or VIB
825
1575
mV
Input Differential Threshold, VIDTH
100
+100
mV
Input Differential Hysteresis, VIDTHH to VIDTHL
20
mV
Receiver Differential Input Impedance, RIN
80
120
Ω
LVDS Input Rate
DAC CLOCK INPUT (DACCLKP, DACCLKN)
Differential Peak-to-Peak Voltage
100
500
2000
mV
Common-Mode Voltage
Self-biased input, ac-coupled
1.25
V
Maximum Clock Rate
1200
MHz
REFCLK INPUT (REFCLKP, REFCLKN)
Differential Peak-to-Peak Voltage
100
500
2000
mV
Common-Mode Voltage
1.25
V
REFCLK Frequency
PLL Mode
1 GHz ≤ fVCO ≤ 2.1 GHz
15.625
525
MHz
SYNC Mode
section for conditions
0
525
MHz
SERIAL PORT INTERFACE
Maximum Clock Rate (SCLK)
40
MHz
Minimum Pulse Width High (tPWH)
12.5
ns
Minimum Pulse Width Low (tPWL)
12.5
ns
Setup Time, SDIO to SCLK (tDS)
2.09
ns
Hold Time, SDIO to SCLK (tDH)
0.844
ns
Data Valid, SDIO to SCLK (tDV)
2.904
ns
Setup Time, CS to SCLK (tDCSB)
2.38
ns
1
LVDS receiver is compliant with the IEEE 1596 reduced range link, unless otherwise noted.
DIGITAL INPUT DATA TIMING SPECIFICATIONS
Table 3.
Parameter
Value
Unit
LATENCY (DACCLK CYCLES)
1× Interpolation (With or Without Modulation)
64
Cycles
2× Interpolation (With or Without Modulation)
135
Cycles
4× Interpolation (With or Without Modulation)
292
Cycles
Inverse Sinc
20
Cycles
相關(guān)PDF資料
PDF描述
MCP355XDM-TAS BOARD DEMO TINY APP SNSR MCP355X
LGU2D271MELY CAP ALUM 270UF 200V 20% SNAP
MCP3551DM-PCTL BOARD DEMO FOR MCP3551
0210490181 CABLE JUMPER 1.25MM .203M 12POS
HL02150GTTR INDUCTOR 15NH 200MA 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9148 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148ARUZ 制造商:Analog Devices 功能描述:- Rail/Tube
AD9148BBCZ 功能描述:IC DAC 16BIT QD 1GSPS 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD9148BBCZRL 功能描述:IC DAC 16BIT QD 1GSPS 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD9148BBPZ 功能描述:IC DAC 16BIT SPI/SRL 196BGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND