- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD8196ACPZ (Analog Devices Inc)IC SWITCH DVI/HDMI 2:1 56-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD8196ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大小： | 0K |
| 描述： | IC SWITCH DVI/HDMI 2:1 56-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | HDMI/DVI 開關(guān) |
| 應(yīng)用： | DVI，HDMI 信號開關(guān) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
AD8196
Rev. 0 | Page 17 of 24
RECEIVER SETTINGS REGISTER
RX_TO: High Speed (TMDS) Input Termination On/Off
Select Bit
Table 10. RX_TO Description
RX_TO
Description
0
Input termination off
1
Input termination on (can be pulsed on and off
when source is switched, according to settings in
the input termination pulse register)
INPUT TERMINATION PULSE REGISTER
RX_PT[X]: High Speed (TMDS) Input Termination X
Pulse-On-Source Switch Select Bit
Table 11. RX_PT[X] Description
RX_PT[X]
Description
0
Input termination for TMDS Channel X always
connected when source is switched
1
Input termination for TMDS Channel X
disconnected for approximately 100 ms when
source is switched
Table 12. RX_PT[X] Mapping
RX_PT[X]
Corresponding Input TMDS Channel
Bit 0
A0
Bit 1
A1
Bit 2
A2
Bit 3
A3
Bit 4
B3
Bit 5
B2
Bit 6
B1
Bit 7
B0
RECEIVE EQUALIZER REGISTER
RX_EQ[X]: High Speed (TMDS) Input X Equalization Level
Select Bit
Table 13. RX_EQ[X] Description
RX_EQ[X]
Description
0
Low equalization (6 dB)
1
High equalization (12 dB)
Table 14. RX_EQ[X] Mapping
RX_EQ[X]
Corresponding Input TMDS Channel
Bit 0
A0
Bit 1
A1
Bit 2
A2
Bit 3
A3
Bit 4
B3
Bit 5
B2
Bit 6
B1
Bit 7
B0
TRANSMITTER SETTINGS REGISTER
TX_PE[1:0]: High Speed (TMDS) Output Pre-Emphasis
Level Select Bus (All TMDS Channels)
Table 15. TX_PE[1:0] Description
TX_PE[1:0]
Description
00
No pre-emphasis (0 dB)
01
Low pre-emphasis (2 dB)
10
Medium pre-emphasis (4 dB)
11
High pre-emphasis (6 dB)
TX_PTO: High Speed (TMDS) Output Termination On/Off
Select Bit (All Channels)
Table 16. TX_PTO Description
TX_PTO
Description
0
Output termination off
1
Output termination on
TX_OCL: High Speed (TMDS) Output Current Level Select
Bit (All Channels)
Table 17. TX_OCL Description
TX_OCL
Description
0
Output current set to 10 mA
1
Output current set to 20 mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8197AASTZ | IC HDMI/DVI SWITCH 4:1 100LQFP |
| AD8197ASTZ-RL | IC SWITCH DVI/HDMI 4:1 100-LQFP |
| AD8197BASTZ-RL | IC SWITCH DVI/HDMI 4:1 100-LQFP |
| AD8303ARZ-REEL | IC DAC 12BIT SERIAL 14SOIC |
| AD8391AR-REEL7 | IC XDSL LINE DVR W/PWR DN 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8196ACPZ-R7 | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD8196ACPZ-RL | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD8196-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:2:1 HDMI/DVI Switch with Equalization |
| AD8197 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
| AD8197A | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。