參數資料
| 型號： | AD8196ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 6/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH DVI/HDMI 2:1 56-LFCSP |
| 標準包裝： | 1 |
| 類型： | HDMI/DVI 開關 |
| 應用： | DVI，HDMI 信號開關 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
AD8196
Rev. 0 | Page 14 of 24
SERIAL CONTROL INTERFACE
RESET
On initial power-up, or at any point in operation, the AD8196
register set can be restored to the default values by pulling the
RESET pin to low according to the specification in Table 1.
During normal operation, however, the RESET pin must be
pulled up to 3.3 V. Pulling the RESET pin to low sets the
HS_CH register to 0 (Input A) and incurs the associated
switching delay before the input can be switched to Input B,
regardless of the previous state of the AD8196.
WRITE PROCEDURE
To write data to the AD8196 register set, an I2C master (such as
a microcontroller) needs to send the appropriate control signals
to the AD8196 slave device. The signals are controlled by the
I2C master, unless otherwise specified. For a diagram of the
procedure, see Figure 29. The steps for a write procedure are as
follows:
1.
Send a start condition (while holding the I2C_SCL line
high, pull the I2C_SDA line low).
2.
Send the AD8196 part address (seven bits). The upper six
bits of the AD8196 part address are the static value [100100]
and the LSB is set by Input Pin I2C_ADDR. This transfer
should be MSB first.
3.
Send the write indicator bit (0).
4.
Wait for the AD8196 to acknowledge the request.
5.
Send the register address (eight bits) to which data is to be
written. This transfer should be MSB first.
6.
Wait for the AD8196 to acknowledge the request.
7.
Send the data (eight bits) to be written to the register
whose address was set in Step 5. This transfer should be
MSB first.
8.
Wait for the AD8196 to acknowledge the request.
9.
Do one of the following:
a.
Send a stop condition (while holding the I2C_SCL
line high, pull the I2C_SDA line high) and release
control of the bus to end the transaction (shown in
b.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 in this procedure to perform
another write.
c.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 of the read procedure (in the
Read Procedure section) to perform a read from
another address.
d.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 8 of the read procedure (in the
Read Procedure section) to perform a read from the
same address set in Step 5.
R/W
ACK
ADDR
START
FIXED ADDR PART
REGISTER ADDR
DATA
STOP
ACK
1
2
3
4
5
6
7
8
9
I2C_SCL
GENERAL CASE
I2C_SDA
EXAMPLE
I2C_SDA
*THE SWITCHING/UPDATE DELAY BEGINS AT THE FALLING EDGE OF THE
LAST DATA BIT; FOR EXAMPLE, THE FALLING EDGE JUST BEFORE STEP 8.
*
06
47
0-
0
29
Figure 29. I2C Write Procedure
相關PDF資料 |
PDF描述 |
|---|---|
| AD8197AASTZ | IC HDMI/DVI SWITCH 4:1 100LQFP |
| AD8197ASTZ-RL | IC SWITCH DVI/HDMI 4:1 100-LQFP |
| AD8197BASTZ-RL | IC SWITCH DVI/HDMI 4:1 100-LQFP |
| AD8303ARZ-REEL | IC DAC 12BIT SERIAL 14SOIC |
| AD8391AR-REEL7 | IC XDSL LINE DVR W/PWR DN 8-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD8196ACPZ-R7 | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD8196ACPZ-RL | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD8196-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:2:1 HDMI/DVI Switch with Equalization |
| AD8197 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
| AD8197A | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
發(fā)布緊急采購，3分鐘左右您將得到回復。