AD80066
Rev. A | Page 5 of 20
TIMING SPECIFICATIONS
TMIN to TMAX, AVDD = 5 V, DRVDD = 5 V.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CLOCK PARAMETERS
4-Channel Pixel Rate
tPRA
166
ns
1-Channel Pixel Rate
tPRB
83
ns
ADCCLK Pulse Width
tADCCLK
20
ns
CDSCLK1 Pulse Width
tC1
15
ns
CDSCLK2 Pulse Width
tC2
15
ns
CDSCLK1 Falling1 to CDSCLK2 Rising
tC1C2
0
ns
ADCCLK Falling to CDSCLK2 Rising
tADC2
0
ns
CDSCLK2 Rising to ADCCLK Rising
tC2ADR
5
ns
CDSCLK2 Falling1 to ADCCLK Falling
tC2ADF
20
ns
CDSCLK2 Falling1 to CDSCLK1 Rising
tC2C1
5
ns
Aperture Delay for CDS Clocks
tAD
2
ns
SERIAL INTERFACE
Maximum SCLK Frequency, Write Operation
fSCLK
50
MHz
Maximum SCLK Frequency, Read Operation
fSCLK
25
MHz
SLOAD to SCLK Setup Time
tLS
5
ns
SCLK to SLOAD Hold Time
tLH
5
ns
SDATA to SCLK Rising Setup Time
tDS
2
ns
SCLK Rising to SDATA Hold Time
tDH
2
ns
SCLK Falling to SDATA Valid
tRDV
10
ns
DATA OUTPUT
Output Delay
tOD
8
ns
Latency (Pipeline Delay)
3 (fixed)
Cycles
1 CDSCLKx falling edges should not occur within the first 10 ns following an ADCCLK edge.
Timing Diagrams
ANALOG
INPUTS
CDSCLK1
CDSCLK2
ADCCLK
OUTPUT
DATA
(D[7:0])
PIXEL n (A,B,C,D)
PIXEL (n + 1)
tAD
tC2ADF
tC2ADR
tADC2
tOD
tADCCLK
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
HIGH
BYTE
LOW
BYTE
C(n – 2)
B(n – 2)
C(n – 2) D(n – 2) D(n – 2) A(n – 1) A(n – 1) B(n – 1) B(n – 1) C(n – 1) C(n – 1) D(n – 1) D(n – 1)
A(n)
B(n)
tPRA
tC2C1
tC1C2
tC2
tC1
0
85
52
-0
03
Figure 3. 4-Channel CDS Mode Timing