參數(shù)資料
型號(hào)： AD80066KRSZRL
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 11/21頁(yè)
文件大?。?/td> 0K
描述： IC DSP CTLR 16BIT 28SSOP
標(biāo)準(zhǔn)包裝： 1,500
類(lèi)型： 信號(hào)處理器
輸入類(lèi)型： 模擬
輸出類(lèi)型： 數(shù)字
接口： 串行
電流 - 電源： 95mA
安裝類(lèi)型： 表面貼裝
封裝/外殼： 28-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 28-SSOP
包裝： 帶卷 (TR)
AD80066
Rev. A | Page 18 of 20
ANALOG INPUTS—SHA MODE
Figure 19 shows the analog input configuration for the SHA
mode of operation. Figure 20 shows the internal timing for the
sampling switches. The input signal is sampled when CDSCLK2
transitions from high to low, opening S1. The voltage on the
OFFSET pin is also sampled on the falling edge of CDSCLK2,
when S2 opens. S3 is then closed, generating a differential
output voltage that represents the difference between the
sampled input voltage and the OFFSET voltage. The input
clamp is disabled during SHA mode operation.
AD80066
S1
2pF
S3
CML
INPUT SIGNAL
S2
2pF
CML
OFFSET
OPTIONAL DC OFFSET
(OR CONNECT TO GND)
VINA
VINB
VINC
VIND
A
B
C
D
CML
08
55
2-
01
9
Figure 19. SHA Mode Input Configuration (All Four Channels Are Identical)
CDSCLK2
Q3
(INTERNAL)
S1, S2 CLOSED
S3 CLOSED
S3 OPEN
S1, S2 OPEN
08
55
2-
02
0
Figure 20. SHA Mode Internal Switch Timing
Figure 21 shows how the OFFSET pin can be used in a CIS
application for coarse offset adjustment. Many CIS signals have
dc offsets ranging from several hundred millivolts to more than
1 V. By connecting the appropriate dc voltage to the OFFSET pin,
the large dc offset is removed from the CIS signal. Then, the
signal can be scaled using the PGA to maximize the dynamic
range of the ADC.
AD80066
OFFSET
A OFFSET
VINA
VINB
VINC
0.1F
AVDD
VOLTAGE
REFERENCE
FROM CIS
MODULE
R1
B OFFSET
C OFFSET
DC OFFSET
R2
SHA
08
55
2-
02
1
Figure 21. SHA Mode Used with External DC Offset
PROGRAMMABLE GAIN AMPLIFIERS (PGA)
The AD80066 uses one PGA for each channel. Each PGA has a
gain range from 1× (0 dB) to 5.8× (15.5 dB), adjustable in
64 steps. Figure 22 shows the PGA gain as a function of the
PGA register value. Although the gain curve is approximately
linear-in-dB, the gain in V/V varies nonlinearly with register
code, following the equation
+
=
63
4.9
1
5.9
G
Gain
where G is the decimal value of the gain register contents and
varies from 0 to 63.
GA
IN
(
V
/V
)
5.9
PGA REGISTER VALUE (Decimal)
0
GA
IN
(
d
B
)
1
5
12
9
6
3
0
5.0
4.0
3.0
2.0
1.0
4
8 12 16 20 24 28 32 36 40 44 48 52 56 60 63
08
55
2-
0
22
Figure 22. PGA Gain Transfer Function
相關(guān)PDF資料
PDF描述
AD8016AREZ-REEL7 IC LINE DRIVER ADSL 28TSSOP
AD8018ARZ IC XDSL LINE DVR R-R 8-SOIC
AD807A-155BR IC FIBER OPTIC RCVR 16-SOIC
AD808-622BR IC FIBER OPTIC RCVR 16-SOIC
AD8105ABPZ IC CROSSPOINT SWIT 32X16 304BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD80069KCP 制造商:Analog Devices 功能描述:
AD8007 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:AD8007/AD8008: Ultralow Distortion High Sped Amplifiers Data Sheet (Rev. C. 10/02)
AD8007_03 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Distortion High Speed Amplifiers
AD80076KBC 制造商:Analog Devices 功能描述:
AD8007AKS-EBZ 功能描述:BOARD EVAL FOR AD8007AKS RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*