to VDD or DG" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� AD7829BRW-1
寤犲晢锛� Analog Devices Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 3/20闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ADC 8BIT 8CH 2MSPS 28-SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 27
浣嶆暩(sh霉)锛� 8
閲囨ǎ鐜囷紙姣忕锛夛細 2M
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 骞惰伅(li谩n)
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
鍔熺巼鑰楁暎锛堟渶澶э級锛� 36mW
闆诲闆绘簮锛� 鍠浕婧�
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 28-SOIC锛�0.295"锛�7.50mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-SOIC W
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 8 鍊�(g猫)鍠锛屽柈妤�
AD7829-1
Rev. 0 | Page 11 of 20
A suggestion is to tie CONVST
ANALOG INPUT
to VDD or DGND through a
pull-up or pull-down resistor. A rising edge on the CONVST
pin causes the AD7829-1 to fully power up. For applications
where power consumption is of concern, the automatic power-
down at the end of a conversion should be used to improve
power performance (see the
The AD7829-1 has eight input channels. Each input channel has
an input span of 2.5 V or 2.0 V, depending on the supply voltage
(VDD). This input span is automatically set up by an on-chip
鈥淰DD detector鈥� circuit. A 5 V operation of the ADCs is detected
when VDD exceeds 4.1 V, and a 3 V operation is detected when
VDD falls below 3.8 V. This circuit also possesses a degree of
glitch rejection; for example, a glitch from 5.5 V to 2.7 V up to
60 ns wide does not trip the VDD detector.
If the AD7829-1 is operated outside normal VDD limits (for
example, a brown-out), it may take two conversions to reset the
part once the correct VDD has been established.
SUPPLY
4.5V TO 5.5V
10F
0.1F
VDD
VREF
VMID
VIN1
1.25V TO
3.75V INPUT
VIN2
VIN8
AGND
DB0 TO DB7
EOC
RD
CS
CONVST
A0
A1
A2
PARALLEL
INTERFACE
C/P
AD7829-1
DGND
2.5V
AD780
06
17
9-
00
8
The VMID pin is used to center this input span anywhere in the
range of AGND to VDD. If no input voltage is applied to VMID,
the default input range is AGND to 2.0 V (VDD = 3 V 卤 10%),
that is, centered about 1.0 V; or AGND to 2.5 V (VDD = 5 V 卤 10%),
that is, centered about 1.25 V. When using the default input range,
the VMID pin can be left unconnected; or, in some cases, it can be
decoupled to AGND with a 0.1 渭F capacitor.
If, however, an external VMID is applied, the analog input range
is from VMID 1.0 V to VMID + 1.0 V (VDD = 3 V 卤 10%), or from
VMID 1.25 V to VMID + 1.25 V (VDD = 5 V 卤 10%).
The range of values of VMID that can be applied depends on the
value of VDD. For VDD = 3 V 卤 10%, the range of values that can
be applied to VMID is from 1.0 V to VDD 1.0 V and is 1.25 V to
VDD 1.25 V when VDD = 5 V 卤 10%. Table 5 shows the relevant
ranges of VMID and the input span for various values of VDD.
Figure 7. Typical Connection Diagram
Figure 9 illustrates the input signal range available with various
values of VMID.
ADC TRANSFER FUNCTION
The output coding of the AD7829-1 is straight binary. The
designed code transitions occur at successive integer LSB values
(that is, 1 LSB, 2 LSBs, and so on). The LSB size is equal to
VREF/256 (VDD = 5 V), or the LSB size is equal to (0.8 VREF)/256
(VDD = 3 V). The ideal transfer characteristic for the AD7829-1
is shown in
Table 5.
VMID
Internal
VMID Ext
Minimum
VMID Ext
Maximum
VDD
VIN Span
5.5
1.25
4.25
3.0 to 5.5
1.25
0 to 2.5
11111111
111...110
111...000
10000000
000...111
000...010
00000000
(VDD = 5V)
1LSB = VREF/256
(VDD = 3V)
1LSB = 0.8VREF/256
000...001
AD
C
CO
DE
1LSB
VMID
(VDD = 5V) VMID 鈥� 1.25V
(VDD = 3V) VMID 鈥� 1V
VMID + 1.25V 鈥� 1LSB
VMID + 1V 鈥� 1LSB
ANALOG INPUT VOLTAGE
0
61
79
-00
9
Figure 8. Transfer Characteristic
5.0
1.25
3.75
2.5 to 5.0
1.25
0 to 2.5
4.5
1.25
3.25
2.0 to 4.5
1.25
0 to 2.5
3.3
1.00
2.3
1.3 to 3.3
1.00
0 to 2.0
3.0
1.00
2.0
1.0 to 3.0
1.00
0 to 2.0
2.7
1.00
1.7
0.7 to 2.7
1.00
0 to 2.0
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD7834BR IC DAC 14BIT QUAD SRL 28-SOIC
AD7836ASZ IC DAC 14BIT QUAD LC2MOS 44MQFP
AD7837BQ IC DAC 12BIT DUAL MULT 24-CDIP
AD7839ASZ-REEL IC DAC 13BIT OCT VOLT OUT 44MQFP
AD7840KP IC DAC 14BIT LOW PWR 5V 28-PLCC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD7829BRW-1RL7 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊�(g猫)鍠锛屽柈妤�
AD7829BRWZ-1 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊�(g猫)鍠锛屽柈妤�
AD7829BRWZ-1RL7 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊�(g猫)鍠锛屽柈妤�
AD7829BRZ 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:microPOWER™ 浣嶆暩(sh霉):8 閲囨ǎ鐜囷紙姣忕锛�:1M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶锛孲PI? 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 鍔熺巼鑰楁暎锛堟渶澶э級:- 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:24-VFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-VQFN 瑁搁湶鐒婄洡锛�4x4锛� 鍖呰:Digi-Reel® 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:8 鍊�(g猫)鍠锛屽柈妤� 鐢�(ch菐n)鍝佺洰閷勯爜(y猫)闈�:892 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:296-25851-6
AD7829BRZ1 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs