PIC16C6x/7x1 DB0 TO DB7 " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD7829BRW-1
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 10/20闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ADC 8BIT 8CH 2MSPS 28-SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 27
浣嶆暩(sh霉)锛� 8
閲囨ǎ鐜囷紙姣忕锛夛細 2M
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 骞惰伅(li谩n)
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
鍔熺巼鑰楁暎锛堟渶澶э級锛� 36mW
闆诲闆绘簮锛� 鍠浕婧�
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 28-SOIC锛�0.295"锛�7.50mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-SOIC W
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 8 鍊嬪柈绔�锛屽柈妤�
AD7829-1
Rev. 0 | Page 18 of 20
MICROPROCESSOR INTERFACING
PSP0 TO PSP7
RD
INT
PIC16C6x/7x1
DB0 TO DB7
RD
EOC
CS
1ADDITIONAL PINS OMITTED FOR CLARITY.
CS
AD7829-11
06179-
026
The parallel port on the AD7829-1 allows the ADCs to be
interfaced to a range of many different microcontrollers. This
section explains how to interface the AD7829-1 with some of
the more common microcontroller parallel interface protocols.
AD7829-1 TO 8051
Figure 24 shows a parallel interface between the AD7829-1 and
the 8051 microcontroller. The EOC signal on the AD7829-1
provides an interrupt request to the 8051 when a conversion
ends and data is ready. Port 0 of the 8051 can serve as an input
or output port, or, as in this case when used together with the
address latch enable (ALE) of the AD8051, it can be used as a
bidirectional low order address and data bus. The ALE output
of the 8051 is used to latch the low byte of the address during
accesses to the device, while the high order address byte is
supplied from Port 2. Port 2 latches remain stable when the
AD7829-1 is addressed, because they do not have to be turned
around (set to 1) for data input, as is the case for Port 0.
Figure 25. Interfacing to the PIC16C6x/PIC16C7x
AD7829-1 TO ADSP-21xx
Figure 26 shows a parallel interface between the AD7829-1 and
the ADSP-21xx series of DSPs. As before, the EOC signal on the
AD7829-1 provides an interrupt request to the DSP when a
conversion ends.
AD0 TO AD7
ALE
A8 TO A15
RD
INT
80511
LATCH
DECODER
DB0 TO DB7
RD
EOC
CS
1ADDITIONAL PINS OMITTED FOR CLARITY.
AD7829-11
061
79-
0
25
D7 TO D0
RD
IRQ
ADSP-21xx1
DB0 TO DB7
RD
EOC
CS
1ADDITIONAL PINS OMITTED FOR CLARITY.
DMS
EN
ADDRESS
DECODE
LOGIC
A13 TO A0
06179-
027
AD7829-11
Figure 24. Interfacing to the 8051
Figure 26. Interfacing to the ADSP-21xx
AD7829-1 TO PIC16C6x/PIC16C7x
INTERFACING MULTIPLEXER ADDRESS INPUTS
Figure 25 shows a parallel interface between the AD7829-1 and
the PIC16C64/PIC16C65/PIC16C74. The
Figure 27 shows a simplified interfacing scheme between the
AD7829-1 and any microprocessor or microcontroller that
facilitates easy channel selection on the ADCs. The multiplexer
address is latched on the falling edge of the
EOC signal on the
AD7829-1 provides an interrupt request to the microcontroller
when a conversion begins. Of the PIC16C6x/PIC16C7x range of
microcontrollers, only the PIC16C64/PIC16C65/PIC16C74 can
provide the option of a parallel slave port. Port D of the micro-
controller operates as an 8-bit wide parallel slave port when Control
Bit PSPMODE in the TRISE register is set. Setting PSPMODE
enables Port Pin RE0 to be the
RD signal, as outlined
in the Parallel Interface section, which allows the use of the three
LSBs of the address bus to select the channel address. As shown in
Figure 27, only Address Bit A3 to Address Bit A15 are address
decoded, allowing A0 to A2 to be changed according to desired
channel selection without affecting chip selection.
RD
CS
output and RE2 to be the
(chip select) output. For this functionality, the corresponding
data direction bits of the TRISE register must be configured as
outputs (reset to 0). See the PIC16C6x/PIC16C7x Microcontroller
User Manual for more information.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD7834BR IC DAC 14BIT QUAD SRL 28-SOIC
AD7836ASZ IC DAC 14BIT QUAD LC2MOS 44MQFP
AD7837BQ IC DAC 12BIT DUAL MULT 24-CDIP
AD7839ASZ-REEL IC DAC 13BIT OCT VOLT OUT 44MQFP
AD7840KP IC DAC 14BIT LOW PWR 5V 28-PLCC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD7829BRW-1RL7 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�
AD7829BRWZ-1 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�
AD7829BRWZ-1RL7 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔紝鍠サ
AD7829BRZ 鍔熻兘鎻忚堪:IC ADC 8BIT 8CH 2MSPS 28-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:microPOWER™ 浣嶆暩(sh霉):8 閲囨ǎ鐜囷紙姣忕锛�:1M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶锛孲PI? 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 鍔熺巼鑰楁暎锛堟渶澶э級:- 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:24-VFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-VQFN 瑁搁湶鐒婄洡锛�4x4锛� 鍖呰:Digi-Reel® 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:8 鍊嬪柈绔�锛屽柈妤� 鐢�(ch菐n)鍝佺洰閷勯爜闈�:892 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:296-25851-6
AD7829BRZ1 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs