參數(shù)資料
型號: AD7609BSTZ-RL
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64
封裝: ROHS COMPLIANT, MS-026BCD, LQFP-64
文件頁數(shù): 21/35頁
文件大?。?/td> 1737K
代理商: AD7609BSTZ-RL
AD7609
Preliminary Technical Data
Rev. PrD | Page 28 of 35
Figure 6 shows the timing diagram for reading one channel of
data, framed by the CS signal, from the AD7609 in serial mode.
The SCLK input signal provides the clock source for the serial
read operation. CS goes low to access the data from the AD7609.
The falling edge of CS takes the bus out of three-state and
clocks out the MSB of the 18-bit conversion result. This MSB
is valid on the first falling edge of the SCLK after the CS falling
edge. The subsequent 17 data bits are clocked out of the
AD7609 on the SCLK rising edge. Data is valid on the SCLK
falling edge. Eighteen clock cycles must be provided to the
AD7609 to access each conversion result.
The FRSTDATA output signal indicates when the first channel,
V1, is being read back. When the CS input is high, the FRSTDATA
output pin is in three-state. In serial mode, the falling edge of
CS takes FRSTDATA out of three-state and sets the FRSTDATA
pin high indicating that the result from V1 is available on the
DOUTA output data line. The FRSTDATA output returns to a
logic low following the 18th SCLK falling edge. If all channels
are read on DOUTB, then the FRSTDATA output does not go
high when V1 is being output on this serial data output pin. It
only goes high when V1 is available on DOUTA (and this is when
V5 is available on DOUTB).
READING DURING CONVERSION
Data can be read from the AD7609 while BUSY is high
and conversions are in progress. This has little effect on the
performance of the converter and allows a faster throughput
rate to be achieved. A parallel, or serial read may be performed
during conversions and when oversampling may or may not
be in use. Figure 3 shows the timing diagram for reading while
BUSY is high in parallel or serial mode. Reading during conver-
sions allows the full throughput rate to be achieved when using
the serial interface.
Data can be read from the AD7609 at any time other than on
the falling edge of BUSY because as this is when the output data
registers gets updated with the new conversion data, t6 outlined
in Table 3, should be observed in this condition.
V1
V4
V2
V3
V5
V8
V6
V7
SCLK
DOUTA
DOUTB
CS
72
09
76
0-
04
1
Figure 45. AD7609 Serial Interface with two DOUT Lines
相關(guān)PDF資料
PDF描述
AD7609BSTZ 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64
AD7746 DIGITAL TEMP SENSOR-SERIAL, 24BIT(s), 2Cel, RECTANGULAR, SURFACE MOUNT
AD7811YRUZ 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16
AD7845KRZ PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 12-BIT DAC, PDSO24
AD7911ARMZ-REEL 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD760AN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD760AP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD760AQ 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD760SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD7610 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC