參數(shù)資料
型號(hào): AD7609BSTZ-RL
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64
封裝: ROHS COMPLIANT, MS-026BCD, LQFP-64
文件頁(yè)數(shù): 13/35頁(yè)
文件大小: 1737K
代理商: AD7609BSTZ-RL
AD7609
Preliminary Technical Data
Rev. PrD | Page 20 of 35
TERMINOLOGY
Integral Nonlinearity
The maximum deviation from a straight line passing through
the endpoints of the ADC transfer function. The endpoints of
the transfer function are zero scale, a LSB below the first code
transition and full scale at LSB above the last code transition.
Differential Nonlinearity
The difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Bipolar Zero Code Error
The deviation of the midscale transition (all 1s to all 0s) from
the ideal VIN voltage, that is, AGND.
Bipolar Zero Code Error Match
The difference in bipolar zero code error between any two input
channels.
Positive Full-Scale Error
The last transition (from 011 . . . 10 to 011 . . . 11 in twos
complement coding) should occur for an analog voltage 1
LSB below the nominal full scale (9.999988 V for the ±10 V
range and 4.999942 for the ±5 V range). The positive full-scale
error is the deviation of the actual level of the last transition
from the ideal level.
Positive Full-Scale Error Match
The difference in positive full-scale error between any two input
channels.
Negative Full-Scale Error
The first transition (from 100 . . . 00 to 100 . . . 01 in twos
complement coding) should occur for an analog voltage LSB
above the negative full scale (-9.999961853 V for the ±10 V
range and 4.9999809 for the ±5 V range). The negative full-
scale error is the deviation of the actual level of the first
transition from the ideal level.
Negative Full-Scale Error Match
The difference in negative full-scale error between any two
input channels.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode at the end
of the conversion. The track-and-hold acquisition time is the
time required for the output of the track-and-hold amplifier to
reach its final value, within ±1 LSB, after the end of the conversion.
See the Track-and-Hold Amplifiers section for more details.
Signal-to-(Noise + Distortion) Ratio
The measured ratio of signal-to-(noise + distortion) at the
output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all nonfundamental signals
up to half the sampling frequency (fS/2, excluding dc). The ratio
depends on the number of quantization levels in the digitization
process: the more levels, the smaller the quantization noise. The
theoretical signal-to-(noise + distortion) ratio for an ideal N-bit
converter with a sine wave input is given by
Signal-to-(Noise + Distortion) = (6.02 N + 1.76) dB
Thus, for a 18-bit converter, this is 110.12 dB.
Total Harmonic Distortion (THD)
The ratio of the rms sum of the harmonics to the fundamental.
For the AD7609, it is defined as
1
2
6
2
5
2
4
2
3
2
log
20
)
dB
(
V
THD
+
=
where:
V1 is the rms amplitude of the fundamental.
V2, V3, V4, V5, and V6 are the rms amplitudes of the second
through sixth harmonics.
Peak Harmonic or Spurious Noise
The ratio of the rms value of the next largest component in the
ADC output spectrum (up to fS/2, excluding dc) to the rms value
of the fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, it is
determined by a noise peak.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa
and fb, any active device with nonlinearities create distortion
products at sum and difference frequencies of mfa ± nfb, where
m, n = 0, 1, 2, 3. Intermodulation distortion terms are those for
which neither m nor n are equal to 0. For example, the second-
order terms include (fa + fb) and (fa fb), and the third-order
terms include (2fa + fb), (2fa fb), (fa + 2fb), and (fa 2fb).
The calculation of the intermodulation distortion is per the
THD specification, where it is the ratio of the rms sum of the
individual distortion products to the rms amplitude of the sum
of the fundamentals expressed in decibels.
相關(guān)PDF資料
PDF描述
AD7609BSTZ 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64
AD7746 DIGITAL TEMP SENSOR-SERIAL, 24BIT(s), 2Cel, RECTANGULAR, SURFACE MOUNT
AD7811YRUZ 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16
AD7845KRZ PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 12-BIT DAC, PDSO24
AD7911ARMZ-REEL 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD760AN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD760AP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD760AQ 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD760SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD7610 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC