- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165343 > AD7609BSTZ-RL (ANALOG DEVICES INC) 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | AD7609BSTZ-RL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 33/35頁 |
| 文件大?。?/td> | 1737K |
| 代理商： | AD7609BSTZ-RL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁
Preliminary Technical Data
AD7609
Rev. PrD | Page 7 of 35
TIMING SPECIFICATIONS
AVCC = 4.75 V to 5.25 V, VDRIVE = 2.3 V to 5.25 V, VREF = 2.5 V external reference/ internal reference, TA = TMIN to TMAX, unless otherwise
noted.1
Table 3.
Limit at TMIN, TMAX
Parameter
Min
Typ
Max
Unit
Description
PARALLEL/SERIAL/BYTE MODE
tCYCLE
1/throughput rate
5
μs
Parallel mode, reading during or after conversion; or serial mode: VDRIVE =
4.75 V to 5.25 V, reading during a conversion using DOUTA and DOUTB lines
5
μs
Serial mode reading during conversion; VDRIVE = 3.3 V
10.5
μs
Serial mode reading after a conversion; VDRIVE = 2.3 V, DOUTA and DOUTB lines
tCONV
Conversion time
3.45
4
4.15
μs
Oversampling off
7.87
9.1
μs
Oversampling by 2
16.05
18.8
μs
Oversampling by 4
33
39
μs
Oversampling by 8
66
78
μs
Oversampling by 16
133
158
μs
Oversampling by 32
257
315
μs
Oversampling by 64
tWAKE-UP STANDBY
100
μs
STBY rising edge to CONVST x rising edge; power-up time from standby mode
tWAKE-UP SHUTDOWN
Internal Reference
30
ms
STBY rising edge to CONVST x rising edge; power-up time from
shutdown mode
External Reference
13
ms
STBY rising edge to CONVST x rising edge; power-up time from
shutdown mode
tRESET
50
ns
RESET high pulse width
tOS_SETUP
20
ns
BUSY to OS x pin setup time
tOS_HOLD
20
ns
BUSY to OS x pin hold time
t1
40
ns
CONVST x high to BUSY high
t2
25
ns
Minimum CONVST x low pulse
t3
25
ns
Minimum CONVST x high pulse
t4
0
ns
BUSY falling edge to CS falling edge setup time
t52
0.5
ms
Maximum delay allowed between CONVST A, CONVST B rising edges
t6
25
ns
Maximum time between last CS rising edge and BUSY falling edge
t7
25
ns
Minimum delay between RESET low to CONVST x high
PARALLEL/BYTE READ
OPERATION
t8
0
ns
CS to RD setup time
t9
0
ns
CS to RD hold time
t10
RD low pulse width
16
ns
VDRIVE above 4.75 V
21
ns
VDRIVE above 3.3 V
25
ns
VDRIVE above 2.7 V
32
ns
VDRIVE above 2.3 V
t11
15
ns
RD high pulse width
t12
22
ns
CS high pulse width (see
);
Figure 5 CS and RD linked
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7609BSTZ | 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 |
| AD7746 | DIGITAL TEMP SENSOR-SERIAL, 24BIT(s), 2Cel, RECTANGULAR, SURFACE MOUNT |
| AD7811YRUZ | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| AD7845KRZ | PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 12-BIT DAC, PDSO24 |
| AD7911ARMZ-REEL | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD760AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD7610 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。