參數(shù)資料
型號： AD7192BRUZ
廠商： Analog Devices Inc
文件頁數(shù)： 21/41頁
文件大小： 0K
描述： IC ADC 24BIT 2CH W/PGA 24-TSSOP
產(chǎn)品培訓(xùn)模塊： Weigh Scale Introduction
設(shè)計資源： Precision Weigh Scale Design Using AD7192 with Internal PGA (CN0119)
標準包裝： 62
位數(shù)： 24
采樣率（每秒）： 4.8k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 管件
輸入數(shù)目和類型： 2 個差分，單極；2 個差分，雙極；4 個偽差分，單極；4 個偽差分，雙極
產(chǎn)品目錄頁面： 777 (CN2011-ZH PDF)
AD7192
Rev. A | Page 27 of 40
50 Hz/60 Hz Rejection
Normal mode rejection is one of the main functions of the
digital filter. With chop disabled, 50 Hz rejection is obtained
when the output data rate is set to 50 Hz, and 60 Hz rejection is
achieved when the output data rate is set to 60 Hz. Simulta-
neous 50 Hz and 60 Hz rejection is obtained when the output
data rate is set to 10 Hz. Simultaneous 50 Hz/60 Hz rejection
can also be achieved using the REJ60 bit in the mode register.
When the output data rate is programmed to 50 Hz and the
REJ60 bit is set to 1, notches are placed at both 50 Hz and 60 Hz.
Figure 23 and Figure 24 show the frequency response of the
sinc4 filter and sinc3 filter, respectively, when the output data
rate is programmed to 50 Hz and REJ60 is set to 1.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
255075
100
125
150
FI
LT
E
R
G
A
IN
(
dB
)
FREQUENCY (Hz)
07
82
2-
0
17
Figure 23. Sinc4 Filter Response (50 Hz Output Data Rate, REJ60=1)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
255075
100
125
150
FI
LT
E
R
G
A
IN
(
dB
)
FREQUENCY (Hz)
07
82
2-
0
18
Figure 24. Sinc3 Filter Response (50 Hz Output Data Rate, REJ60=1)
Again, the sinc4 filter provides better 50 Hz/60 Hz rejection
than the sinc3 filter. Also, better stop-band attenuation is
achieved with the sinc4 filter.
When chop is enabled, lower output data rates must be used to
achieve 50 Hz and 60 Hz rejection. With REJ60 set to 1, an output
data rate of 12.5 Hz gives simultaneous 50 Hz/60 Hz rejection
when the sinc4 filter is selected, whereas an output data rate of
16.7 Hz gives simultaneous 50 Hz/60 Hz rejection when the sinc3
filter is used. Figure 25 and Figure 26 show the filter response for
both output data rates when REJ60 is set to 1.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
255075
100
125
150
F
IL
T
E
R
GA
IN
(
d
B
)
FREQUENCY (Hz)
07
82
2-
1
25
Figure 25. Sinc4 Filter Response (12.5 Hz Output Data Rate,
Chop Enabled, REJ60 = 1)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
255075
100
125
150
FI
LT
E
R
G
A
IN
(
dB
)
FREQUENCY (Hz)
07
82
2-
1
26
Figure 26. Sinc3 Filter Response (16.7 Hz Output Data Rate,
Chop Enabled, REJ60 = 1)
Zero Latency
Zero latency is enabled by setting the SINGLE bit in the mode
register to 1. With zero latency, the complete settling time is
allowed for each conversion. Therefore,
fADC = 1/tSETTLE
Zero latency means that the output data rate is constant
irrespective of the number of analog input channels enabled;
the user does not need to consider the effects of channel
changes on the output data rate. The disadvantages of zero
latency are the increased noise for a given output data rate
compared with the nonzero latency mode. For example, when
zero latency is not enabled, the AD7192 has a noise-free
resolution of 18.5 bits when the output data rate is 50 Hz and
the gain is set to 128. When zero latency is enabled, the ADC
has a resolution of 17.5 bits peak-to-peak when the output data
rate is 50 Hz. The filter response also changes. Figure 19 shows
the filter response for the sinc4 filter when the output data rate
is 50 Hz (zero latency disabled). Figure 27 shows the filter
response when zero latency is enabled and the output data rate
相關(guān)PDF資料
PDF描述
AD7193BCPZ IC ADC 24BIT SPI 4.8KHZ 32LFCSP
AD7194BCPZ IC ADC 24BIT SPI 4.8K 32-LFCSP
AD7195BCPZ-RL7 IC AFE 24BIT 4.8K 32LFSP
AD7225BQ IC DAC 8BIT QUAD W/AMP 24-CDIP
AD7226BQ IC DAC 8BIT QUAD W/AMP 20-CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7192BRUZ-REEL 功能描述:IC ADC 24BIT 2CH SD 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極
AD7193 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極
AD7193BCPZ-RL 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極
AD7193BCPZ-RL7 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*