參數(shù)資料
型號: AD6652
廠商: Analog Devices, Inc.
英文描述: 12-Bit, 65 MSPS IF to Baseband Diversity Receiver
中文描述: 12位,65 MSPS的IF到基帶分集接收機
文件頁數(shù): 25/76頁
文件大?。?/td> 1839K
代理商: AD6652
AD6652
For best dynamic performance, th
the differential analog inputs should be matched such that
common-mode settling errors are symmetrical. These errors are
reduced by the common-mode rejection of the ADC.
Rev. 0 | Page 25 of 76
e source impedances driving
5pF
S
5pF
S
S = SAMPLE
H = HOLD
VINA+
S
H
VINA–
S
H
0
Figure 38. Switched-Capacitor SHA Input for One ADC Channel
The SHA should be driven from a source that keeps the signal
peak
voltage.
The minimum and maximum common-m
levels are defined as follows:
e
put
52 to
ential
put, a single-ended source can be driven into VIN+ or VIN.
n this configuration, one input accepts the signal, while the
opposite input should be set to midscale by connecting it to an
appropriate reference. For example, a 2 V p-p signal can be
applied to VIN+, while a 1 V reference is applied to VIN. The
AD6652 then accepts a signal varying between 2 V and 0 V. In
the single-ended configuration, distortion performance might
degrade significantly, compared to the differential case.
However, the effect is less noticeable at lower analog input
frequencies.
Differential Input Configurations
Optimum performance is achieved while driving the AD6652
inputs in a differential input configuration. For baseband
applications to Nyquist, the AD8138 Differential Driver
provides excellent performance and a flexible interface to the
ADC The output common-mode voltage of the AD8138 is
easily set to one-half of AVDD, and the driver can be configured
in a Sallen-Key filter topology to provide band limiting of the
input signal.
At input frequencies above Nyquist, the performance of most
amplifiers is not adequate to achieve the true performance of
the AD6652 ADC stage.
er
n
r T1 is a center-tapped, 1:4 impedance
mer. The signal characteristics must
s within the allowable range for the selected referenc
VCM
MIN
=
VREF
/2
VCM
MAX
= (
AVDD
+
VREF
)/2
The minimum common-mode input level allows the AD66
accommodate ground-referenced inputs.
Although optimum performance is achieved with a differ
in
I
This is especially true in IF undersampling applications in
which input frequencies in the range of 70 MHz to 200 MHz are
being sampled. For these applications, differential transform
coupling is the recommended input configuration, as shown i
Figure 39. Transforme
ratio broadband RF transfor
be considered when selecting a transformer. Most RF
transformers saturate at frequencies below a few MHz, and
excessive signal power can also cause core saturation, which
leads to distortion.
AD6652
VINA
AVDD
VINB
AGND
1V p-p
50
10pF
49.9
50
10pF
1k
1k
0.1
μ
F
0
T1
Coupled Input for One Channel of the AD6652
1/2 (
AVDD
+
VREF
)
REFB
= 1/2 (
AVDD
VREF
)
Span
= 2 × (
REFT
REFB
) = 2 ×
VREF
As shown by the equations above, the REFT and REFB voltages
are symmetrical about the midsupply voltage and, by definition,
the input span is twice the value of the VREF voltage. Proper
operation of the AD6652 requires that VREF be no less than
0.5 V and no greater than 1.0 V.
The internal voltage reference can be pin-strapped to fixed
values of 0.5 V or 1.0 V, or adjusted within the same range, as
discussed in the Internal Reference Connection section. Maxi-
mum SNR performance is achieved with the reference set to the
largest input span of 2 V p-p. The relative SNR degradation is
3 dB when changing from 2 V p-p mode to 1 V p-p mode.
If operation using an external reference voltage is desired, it can
be substituted for the internal reference, as detailed in the
External Reference Operation section.
Figure 39. Differential AC-
ADC Voltage Reference
A stable and accurate 0.5 V voltage reference is built into the
AD6652. The input span of the ADC tracks reference voltage
changes linearly. An internal differential reference buffer creates
positive and negative reference voltages, REFT and REFB,
respectively, that define the span of the ADC core. The output
common mode of the reference buffer is set to midsupply, and
the REFT and REFB voltages and span are defined as follows:
REFT
=
相關PDF資料
PDF描述
AD6652BBC 12-Bit, 65 MSPS IF to Baseband Diversity Receiver
AD6652BC 12-Bit, 65 MSPS IF to Baseband Diversity Receiver
AD6652PCB 12-Bit, 65 MSPS IF to Baseband Diversity Receiver
AD6816 Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網(wǎng)絡接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片)
AD693(中文) Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器)
相關代理商/技術參數(shù)
參數(shù)描述
AD6652BBC 制造商:Analog Devices 功能描述:IF to Baseband Diversity Receiver 256-Pin CSP-BGA 制造商:Analog Devices 功能描述:IC IF TO BASEBAND RCVR SMD 6652
AD6652BBCZ 功能描述:IC IF TO BASEBAND RCVR 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:*
AD6652BC 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver
AD6652BC/PCB 制造商:Analog Devices 功能描述:Evaluation Board With AD6652 And Software
AD6652BC/PCBZ 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHA 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHANNEL RSP - Bulk