- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10068 > AD6600ASTZ-REEL (Analog Devices Inc)IC ADC DUAL W/RSSI 44-LQFP T/R PDF資料下載
參數(shù)資料
| 型號： | AD6600ASTZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL W/RSSI 44-LQFP T/R |
| 標準包裝： | 1,500 |
| 位數(shù)： | 11 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 976mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
REV. 0
AD6600
–17–
Table II. Selecting AD6600 Operating Mode
Output vs. Encode Clock
Mode
A_SEL
B_SEL
n
n+1
n+2
n+3
Dual: A/B
1
A
B
A
B
Single: A
1
0
A
Single: B
0
1
B
Not Valid
00
––
–
A_SEL and B_SEL are not logic inputs and should be tied
directly to ground or analog VCC (5 V analog).
In dual channel mode, the AB_OUT signal indicates which
input is currently available on the digital output. When the
AB_OUT is 1, the digital output is the digitized version of
Channel A. Likewise, when AB_OUT is 0, the Channel B is
available on the digital output (Table III).
Table III. AB_OUT for Dual Channel Operation
Output Data vs. Encode Clock
A_SEL and B_SEL = 1
n
n+1
n+2
n+3
D[10:0], RSSI[2:0]
A
B
A
B
AB_OUT
1010
Data Output Stage
The output stage provides data in the form of mantissa, D[10:0],
and exponent, RSSI[2:0], where D[10:0] represents the output
of the 11-bit ADC coded as two’s complement, and RSSI[2:0]
represents the gain-range setting coded in offset binary. Table
IV shows the nominal gain-ranges for a nominal 2 V p-p differ-
ential full-scale input. Keep in mind that the actual full-scale
input voltage and power will vary with input frequency.
Table IV. Interpreting the RSSI Bits
Differential
RSSI [2:0]
Analog Input Voltage
Decimal
Attenuation
(V p-p)
Binary
Equiv.
or Gain (dB)
0.5 < VIN
101
5
–12
0.25 < VIN < 0.5
100
4
–6
0.125 < VIN < 0.25
011
3
0
0.0625 < VIN < 0.125
010
2
+6
0.03125 < VIN < 0.0625
001
1
+12
VIN < 0.03125
000
0
+18
The digital processing chip which follows the AD6600 can com-
bine the 11 bits of two’s complement data with the 3 RSSI bits
to form a 16-bit equivalent output word. Table V explains how
the RSSI data can be interpreted when using a PLD or ASIC.
Basically, the circuit performs right shifts of the data depending
on the RSSI word. This can also be performed in software using
the following pseudo code fragment:
r0 = dm (rssi);
r2 = 5;
r0 = r2–r0;
r1 = dm (adc); (11 bits, MSB justified into DSP word)
rshift r1, r0; (arithmetic shift to extend the sign bit)
The result of the shifted data is a 16-bit fixed-point word that
can be used as any normal 16-bit word.
Table V. 16-Bit, Fixed-Point Data Format
16-Bit Data
Corresponds to a
RSSI
11-Bit Word
Format
Shift Right of
101
DATA
× 32
5
100
DATA
× 16
4
011
DATA
× 83
010
DATA
× 42
001
DATA
× 21
000
DATA
× 10
When mated with the AD6620, Digital Receive Processor Chip,
the AD6600 floating point data (mantissa + exponent) is automati-
cally converted to 16-bit two’s complement format by the AD6620.
APPLYING THE AD6600
Encoding the AD6600
The AD6600 encode signal must be a high quality, extremely
low phase noise source to prevent degradation of performance.
Digitizing high frequency signals (IF range 70 MHz–250 MHz)
places a premium on encode clock phase noise. SNR perfor-
mance can easily degrade by 3 dB–4 dB with 70 MHz input
signals when using a high-jitter clock source. At higher IFs (up
to 250 MHz), and with high-jitter clock sources, the higher
slew rates of the input signals reduce performance even further.
See AN-501, Aperture Uncertainty and ADC System Performance
for complete details.
For optimum performance, the AD6600 must be clocked differ-
entially. The encode signal is usually ac-coupled into the ENC
and
ENC pins via a transformer or capacitors. These pins are
biased internally and require no additional bias.
Figure 18 shows one preferred method for clocking the AD6600.
The sine source (low jitter) is converted from single-ended to
differential using an RF transformer. The back-to-back Schottky
diodes across the transformer secondary limit clock excursions
into the AD6600 to approximately 0.8 V p-p differential. This
helps prevent the larger voltage swings of the clock from feeding
through to other portions of the AD6600, and limits the noise
presented to the encode inputs. A crystal clock oscillator can
also be used to drive the RF transformer if an appropriate
limiting resistor (typically 100
) is placed in the series with
the primary.
ENCODE
AD6600
T1–1T
5082–2810
DIODES
SINE
SOURCE
100
Figure 18. Transformer-Coupled Sine Source
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V241L15JI8 | IC FIFO SYNC 4KX9 15NS 32PLCC |
| MS3102R36-79PZ | CONN RCPT 20POS BOX MNT W/PINS |
| MS27508E20A39S | CONN RCPT 39POS BOX MNT W/SCKT |
| IDT72V241L10J8 | IC FIFO SYNC 4KX9 10NS 32PLCC |
| VE-B0J-MY | CONVERTER MOD DC/DC 36V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6600PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD-6600S | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:ADSL TRANSFORMER |
| AD6600ST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD6600ST/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Dual Channel, Gain-Ranging ADC With RSSI 制造商:Analog Devices 功能描述:DUAL CH, GAIN-RANGING ADC W/ RSSI - Bulk |
| AD660AN | 功能描述:IC DAC 16BIT MONO W/VREF 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。