參數(shù)資料
型號(hào)： AD5762RCSUZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/32頁(yè)
文件大?。?/td> 0K
描述： IC DAC 16BIT QUAD VOUT 32-TQFP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
產(chǎn)品變化通告： AD5762R Metal Layer Edit Change 07/Sept/2009
標(biāo)準(zhǔn)包裝： 500
設(shè)置時(shí)間： 8µs
位數(shù)： 16
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字，雙 ±
功率耗散（最大）： 180mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-TQFP
供應(yīng)商設(shè)備封裝： 32-TQFP（7x7）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 2 電壓，雙極
采樣率（每秒）： 84.6k
AD5762R
Data Sheet
Rev. C | Page 26 of 32
OFFSET REGISTER
The offset register is addressed by setting the three REG bits to 101. The DAC address bits select the DAC channel with which the data
transfer is to take place (see Table 10). The AD5762R offset register is an 8-bit register and allows the user to adjust the offset of each channel
by 16 LSBs to +15.875 LSBs in steps of LSB, as shown in Table 18 and Table 19. The offset register coding is twos complement.
Table 18. Programming the Offset Register
REG2
REG1
REG0
A2
A1
A0
DB15:DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
1
DAC address
Don’t care
OF7
OF6
OF5
OF4
OF3
OF2
OF1
OF0
Table 19. Offset Register Options
Offset Adjustment
OF7
OF6
OF5
OF4
OF3
OF2
OF1
OF0
+15.875 LSBs
0
1
+15.75 LSBs
0
1
0
No Adjustment (Default)
0
15.875 LSBs
1
0
1
16 LSBs
1
0
OFFSET AND GAIN ADJUSTMENT WORKED
EXAMPLE
Using the information provided in the previous section, the
following worked example demonstrates how the AD5762R
functions can be used to eliminate both offset and gain errors.
As the AD5762R is factory calibrated, offset and gain errors
should be negligible. However, errors can be introduced by the
system that the AD5762R is operating within, for example, a
voltage reference value that is not equal to +5 V introduces a
gain error. An output range of ±10 V and twos complement
data coding is assumed.
Removing Offset Error
The AD5762R can eliminate an offset error in the range of
4.88 mV to +4.84 mV with a step size of of a 16-bit LSB.
1.
Calculate the step size of the offset adjustment
Offset Adjust Step Size =
8
2
20
16
×
= 38.14 μV
2.
Measure the offset error by programming 0x0000 to the
data register and measuring the resulting output voltage.
For this example, the measured value is +614 μV.
3.
Determine the number of offset adjustment steps this
value represents, using the following equation:
Number Steps =
μV
14
.
38
μV
614
=
Size
Step
Offset
Value
Offset
Measured
= 16 Steps
The offset error measured is positive; therefore, a negative
adjustment of 16 steps is required. The offset register is 8 bits
wide, and the coding is twos complement.
The required offset register value can be calculated as follows:
1.
Convert adjustment value to binary: 00010000.
2.
Convert this to a negative twos complement number by
inverting all bits and adding 1: 11110000.
3.
Program 11110000 to the offset register.
Note that this twos complement conversion is not necessary in
the case of a positive offset adjustment. The value to be
programmed to the offset register is simply the binary
representation of the adjustment value.
Removing Gain Error
The AD5762R can eliminate a gain error at negative full-scale
output in the range of 9.77 mV to +9.46 mV with a step size of
of a 16-bit LSB.
1.
Calculate the step size of the gain adjustment using the
following equation:
Gain Adjust Step Size =
2
20
16
×
= 152.59 μV
2.
Measure the gain error by programming 0x8000 to the
data register and measuring the resulting output voltage.
The gain error is the difference between this value and
10 V. For this example, the gain error is 1.2 mV.
3.
Determine how many gain adjustment steps this value
represents by using the following equation:
Number of Steps =
μV
59
.
152
mV
2
.
1
=
Size
Step
Gain
Value
Gain
Measured
= 8 Steps
The gain error measured is negative (in terms of magnitude);
therefore, a positive adjustment of eight steps is required. The
gain register is 6 bits wide, and the coding is twos complement.
The required gain register value can be determined as follows:
1.
Convert the adjustment value to binary: 001000.
2.
001000 is the value to be programmed to the gain register.
相關(guān)PDF資料
PDF描述
AD5763CSUZ-REEL7 DAC 16BIT DUAL 5V 2LSB 32-TQFP
AD5764CSUZ IC DAC 16BIT QUAD VOUT 32TQFP
AD5764RBSUZ IC DAC 16BIT QUAD VOUT 32-TQFP
AD5781BRUZ-REEL7 IC DAC 18BIT SRL 20TSSOP
AD5790BCPZ IC DAC VOLT OUT 20BIT 24LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5763 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Dual, 16-Bit, High Accuracy, Serial Input, ±5V DACs
AD5763BSUZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Dual, 16-Bit, High Accuracy, Serial Input, ±5V DACs
AD5763CSUZ 功能描述:DAC 16BIT DUAL 5V 2LSB 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5763CSUZ-REEL7 功能描述:DAC 16BIT DUAL 5V 2LSB 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD5763CSUZ-TR 制造商:Analog Devices 功能描述:16BIT +/-5V DUAL 1LSB - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*