參數(shù)資料
型號(hào)： AD5757ACPZ
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64
封裝： 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件頁(yè)數(shù)： 20/44頁(yè)
文件大小： 1122K
代理商： AD5757ACPZ
AD5757
Rev. A | Page 27 of 44
Gain Register
The 16-bit gain register, as shown in Table 10, allows the user to
adjust the gain of each channel in steps of 1 LSB. This is done by
setting the DREG[2:0] bits to 010. It is possible to write the
same gain code to all four DAC channels at the same time by
setting the DREG[2:0] bits to 011. The gain register coding is
straight binary as shown in Table 11. The default code in the
gain register is 0xFFFF. In theory, the gain can be tuned across
the full range of the output. In practice, the maximum recom-
mended gain trim is about 50% of programmed range to maintain
accuracy. See the Digital Offset and Gain Control section for
more information.
Offset Register
The 16-bit offset register, as shown in Table 12, allows the user to
adjust the offset of each channel by 32,768 LSBs to +32,767 LSBs
in steps of 1 LSB. This is done by setting the DREG[2:0] bits to
100. It is possible to write the same offset code to all four DAC
channels at the same time by setting the DREG[2:0] bits to 101.
The offset register coding is straight binary as shown in Table 13.
The default code in the offset register is 0x8000, which results in
zero offset programmed to the output. See the Digital Offset
and Gain Control section for more information.
Clear Code Register
The 16-bit clear code register allows the user to set the clear
value of each channel as shown in Table 14. It is possible, via
software, to enable or disable on a per channel basis which
channels are cleared when the CLEAR pin is activated. The
default clear code is 0x0000. See the Asynchronous Clear
section for more information.
Table 10. Programming the Gain Register
R/W
DUT_AD1
DUT_AD0
DREG2
DREG1
DREG0
DAC_AD1
DAC_AD0
D15 to D0
0
Device address
0
1
0
DAC channel address
Gain adjustment
Table 11. Gain Register
Gain Adjustment
G15
G14
G13
G12 to G4
G3
G2
G1
G0
+65,535 LSBs
1
+65,534 LSBs
1
0
…
1 LSB
0
1
0 LSBs
0
Table 12. Programming the Offset Register
R/W
DUT_AD1
DUT_AD0
DREG2
DREG1
DREG0
DAC_AD1
DAC_AD0
D15 to D0
0
Device address
1
0
DAC channel address
Offset adjustment
Table 13. Offset Register Options
Offset Adjustment
OF15
OF14
OF13
OF12 to OF4
OF3
OF2
OF1
OF0
+32,767 LSBs
1
+32,766 LSBs
1
0
…
No Adjustment (Default)
1
0
…
32,767 LSBs
0
32,768 LSBs
0
Table 14. Programming the Clear Code Register
R/W
DUT_AD1
DUT_AD0
DREG2
DREG1
DREG0
DAC_AD1
DAC_AD0
D15 to D0
0
Device address
1
0
DAC channel address
Clear code
相關(guān)PDF資料
PDF描述
AD590-02 ANALOG TEMP SENSOR-CURRENT, 298.2uA, RECTANGULAR, THROUGH HOLE MOUNT
AD632TH/883 ANALOG MULTIPLIER OR DIVIDER, MBCY10
AD670JNZ 2-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP20
AD706JRZ Dual Picoampere Input Current Bipolar Op Amp
AD706JRZ-REEL Dual Picoampere Input Current Bipolar Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5757ACPZ-REEL7 功能描述:IC DAC 16BIT QUAD IOUT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD5757X 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
AD575JD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit
AD575JN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit
AD575KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*