- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165342 > AD5757ACPZ (ANALOG DEVICES INC) SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64 PDF資料下載
參數(shù)資料
| 型號： | AD5757ACPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64 |
| 封裝： | 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64 |
| 文件頁數(shù)： | 17/44頁 |
| 文件大?。?/td> | 1122K |
| 代理商： | AD5757ACPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5757
Rev. A | Page 24 of 44
REGISTERS
Table 6 shows an overview of the registers for the AD5757.
Table 6. Data, Control, and Readback Registers for the AD5757
Register
Description
Data
DAC Data Register (×4)
Used to write a DAC code to each DAC channel. AD5757 data bits = D15 to D0. There are four DAC
data registers, one per DAC channel.
Gain Register (×4)
Used to program gain trim, on a per channel basis. AD5757 data bits = D15 to D0. There are four gain
registers, one per DAC channel.
Offset Register (×4)
Used to program offset trim, on a per channel basis. AD5757 data bits = D15 to D0. There are four
offset registers, one per DAC channel.
Clear Code Register (×4)
Used to program clear code on a per channel basis. AD5757 data bits = D15 to D0. There are four clear
code registers, one per DAC channel.
Control
Main Control Register
Used to configure the part for main operation. Sets functions such as status readback during write,
enables output on all channels simultaneously, powers on all dc-to-dc converter blocks
simultaneously, and enables and sets conditions of the watchdog timer. See the Device Features
section for more details.
Software Register
Has three functions. Used to perform a reset, to toggle the user bit and, as part of the watchdog timer
feature, to verify correct data communication operation.
Slew Rate Control Register (×4)
Used to program the slew rate of the output. There are four slew rate control registers, one per
channel.
DAC Control Register (×4)
These registers are used to control the following:
Set the output range, for example, 4 mA to 20 mA.
Set whether an internal/external sense resistor is used.
Enable/disable a channel for CLEAR.
Enable/disable internal circuitry on a per channel basis.
Enable/disable output on a per channel basis.
Power on dc-to-dc converters on a per channel basis.
There are four DAC control registers, one per DAC channel.
DC-to-DC Control Register
Use to set the dc-to-dc control parameters. Can control dc-to-dc maximum voltage, phase, and
frequency.
Readback
Status Register
This contains any fault information, as well as a user toggle bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD590-02 | ANALOG TEMP SENSOR-CURRENT, 298.2uA, RECTANGULAR, THROUGH HOLE MOUNT |
| AD632TH/883 | ANALOG MULTIPLIER OR DIVIDER, MBCY10 |
| AD670JNZ | 2-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP20 |
| AD706JRZ | Dual Picoampere Input Current Bipolar Op Amp |
| AD706JRZ-REEL | Dual Picoampere Input Current Bipolar Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5757ACPZ-REEL7 | 功能描述:IC DAC 16BIT QUAD IOUT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5757X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity |
| AD575JD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| AD575JN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| AD575KD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復。