VDD" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD5280BRUZ20
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 25/28闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DGTL POT 15V 20K 14-TSSOP
妯欐簴鍖呰锛� 96
鎺ョ墖锛� 256
闆婚樆锛堟瓙濮嗭級锛� 20k
闆昏矾鏁�(sh霉)锛� 1
婧害绯绘暩(sh霉)锛� 妯欐簴鍊� 30 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� I²C锛堣ō(sh猫)鍌欎綅鍧€锛�
闆绘簮闆诲锛� 4.5 V ~ 16.5 V锛�±4.5 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 14-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁濓細 14-TSSOP
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 787 (CN2011-ZH PDF)
AD5280/AD5282
Rev. C | Page 6 of
28
SDA
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
A
W
B
SHDN
SCL
VDD
1
2
3
4
5
6
14
13
12
11
10
9
7
8
O1
VL
O2
GND
AD1
VSS
AD5280
TOP VIEW
AD0
02
92
9-
0
02
O1
A1
W1
VDD
SHDN
B1
SCL
A2
W2
B2
VSS
GND
VL
AD1
1
16
2
15
3
14
Figure 4. AD5280 Pin Configuration
4
13
5
12
6
7
SDA
8
11
10
9
AD0
AD5282
TOP VIEW
02
92
9-
0
03
Figure 5. AD5282 Pin Configuration
Table 4. AD5280 Pin Function Descriptions
Pin No.
Mnemonic
Description
1
A
Resistor Terminal A.
2
W
Wiper Terminal W.
3
B
Resistor Terminal B.
4
VDD
Positive Power Supply. Specified for
operation from 5 V to 15 V (sum of |VDD|
+ |VSS| 鈮� 15 V).
5
SHDN
Active Low, Asynchronous Connection
of Wiper W to Terminal B and Open
Circuit of Terminal A. RDAC register
contents unchanged. SHDN should tie
to VL if not used. Can also be used as a
programmable preset in power-up.
6
SCL
Serial Clock Input.
7
SDA
Serial Data Input/Output.
8
AD0
Programmable Address Bit 0 for
Multiple Package Decoding. Bit AD0
and Bit AD1 provide four possible
addresses.
9
AD1
Programmable Address Bit 1 for
Multiple Package Decoding. Bit AD0
and Bit AD1 provide four possible
addresses.
10
GND
Common Ground.
11
VSS
Negative Power Supply. Specified for
operation from 0 V to 5 V (sum of |VDD|
+ |VSS| 鈮� 15 V).
12
O2
Logic Output Terminal O2.
13
VL
Logic Supply Voltage. Needs to be less
than or equal to VDD and at the same
voltage as the digital logic controlling
the AD5280.
14
O1
Logic Output Terminal O1.
Table 5. AD5282 Pin Function Descriptions
Pin No.
Mnemonic
Description
1
O1
Logic Output Terminal O1.
2
A1
Resistor Terminal A1.
3
W1
Wiper Terminal W1.
4
B1
Resistor Terminal B1.
5
VDD
Positive Power Supply. Specified for
operation from 5 V to 15 V (sum of |VDD|
+ |VSS| 鈮� 15 V).
6
SHDN
Active Low, Asynchronous Connection
of Wiper W to Terminal B and Open
Circuit of Terminal A. RDAC register
contents unchanged. SHDN should tie
to VL if not used. Can be also used as a
programmable preset in power-up.
7
SCL
Serial Clock Input.
8
SDA
Serial Data Input/Output.
9
AD0
Programmable Address Bit 0 for
Multiple Package Decoding. Bit AD0
and Bit AD1 provide four possible
addresses.
10
AD1
Programmable Address Bit 1 for
Multiple Package Decoding. Bit AD0
and Bit AD1 provide four possible
addresses.
11
GND
Common Ground.
12
VSS
Negative Power Supply. Specified for
operation from 0 V to 5 V (sum of |VDD|
+ |VSS| 鈮� 15 V).
13
VL
Logic Supply Voltage. Needs to be less
than or equal to VDD and at the same
voltage as the digital logic controlling
the AD5282.
14
B2
Resistor Terminal B2.
15
W2
Wiper Terminal W2.
16
A2
Resistor Terminal A2.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MS3106A28-5S CONN PLUG 5POS STRAIGHT W/SCKT
VI-B6P-IU-F1 CONVERTER MOD DC/DC 13.8V 200W
MS3110F22-21P CONN RCPT 21POS WALL MNT W/PINS
VI-B6N-IU-F1 CONVERTER MOD DC/DC 18.5V 200W
MC100EP56DWG IC MUX DUAL 2:1 DIFF 5V 20SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD5280BRUZ20 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:IC 8-BIT DIGITAL POT
AD5280BRUZ200 鍔熻兘鎻忚堪:IC DGTL POT 200K 256POS 14-TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯欐簴鍖呰:3,300 绯诲垪:WiperLock™ 鎺ョ墖:257 闆婚樆锛堟瓙濮嗭級:100k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯欐簴鍊� 150 ppm/°C 瀛樺劜鍣ㄩ鍨�:鏄撳け 鎺ュ彛:3 绶� SPI锛堣姱鐗囬伕鎿囷級 闆绘簮闆诲:1.8 V ~ 5.5 V 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-VDFN 瑁搁湶鐒婄洡 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:8-DFN-EP锛�3x3锛� 鍖呰:甯跺嵎 (TR)
AD5280BRUZ2002 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer
AD5280BRUZ200-R7 鍔熻兘鎻忚堪:IC POT DGTL 200K 256POS 14TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯欐簴鍖呰:3,000 绯诲垪:DPP 鎺ョ墖:32 闆婚樆锛堟瓙濮嗭級:10k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯欐簴鍊� 300 ppm/°C 瀛樺劜鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆琛岋紙鑺墖閬告搰锛岄仦澧�锛屽/娓涳級 闆绘簮闆诲:2.5 V ~ 6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WFDFN 瑁搁湶鐒婄洡 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN锛�2x3锛� 鍖呰:甯跺嵎 (TR)
AD5280BRUZ200-R72 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳