- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8685 > AD5025BRUZ-REEL7 (Analog Devices Inc)IC DAC DUAL 12BIT SPI 14TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5025BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC DUAL 12BIT SPI 14TSSOP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 系列： | nanoDAC™ |
| 設置時間： | 5.8µs |
| 位數(shù)： | 12 |
| 數(shù)據接口： | 串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 13.5mW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 14-TSSOP |
| 包裝： | 標準包裝 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | * |
| 其它名稱： | AD5025BRUZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5025/AD5045/AD5065
Rev. 0 | Page 23 of 28
MICROPROCESSOR INTERFACING
AD5025/AD5045/AD5065 to Blackfin ADSP-BF53x
Interface
Figure 46 shows a serial interface between the AD5025/AD5045/
AD5065 and the Blackfin ADSP-BF53x microprocessor. The
ADSP-BF53x processor family incorporates two dual-channel
synchronous serial ports, SPORT1 and SPORT0, for serial and
multiprocessor communications. Using SPORT0 to connect to
the AD5025/AD5045/AD5065, the setup for the interface is
as follows: DT0PRI drives the DIN pin of the AD5025/AD5045/
AD5065, and TSCLK0 drives the SCLK of the parts. The SYNC is
driven from TFS0.
AD5025/
AD5045/
AD5065*
ADSP-BF53x*
SYNC
TFS0
DIN
DT0PRI
SCLK
TSCLK0
*ADDITIONAL PINS OMITTED FOR CLARITY.
06
84
4-
01
2
Figure 46. AD5025/AD5045/AD5065 to Blackfin ADSP-BF53x Interface
AD5025/AD5045/AD5065 to 68HC11/68L11 Interface
Figure 47 shows a serial interface between the AD5025/AD5045/
AD5065 and the 68HC11/68L11 microcontroller. SCK of the
68HC11/68L11 drives the SCLK of the AD5025/AD5045/AD5065,
and the MOSI output drives the serial data line of the DAC.
AD5025/
AD5045/
AD5065*
68HC11/68L11*
SYNC
PC7
SCLK
SCK
DIN
MOSI
*ADDITIONAL PINS OMITTED FOR CLARITY.
06
84
4-
01
3
Figure 47. AD5025/AD5045/AD5065 to 68HC11/68L11 Interface
The SYNC signal is derived from a port line (PC7). The setup
conditions for correct operation of this interface are as follows:
The 68HC11/68L11 is configured with its CPOL bit as 0, and its
CPHA bit as 1. When data is being transmitted to the DAC, the
SYNC line is taken low (PC7). When the 68HC11/68L11 is
configured as described previously, data appearing on the MOSI
output is valid on the falling edge of SCK. Serial data from the
68HC11/68L11 is transmitted in 8-bit bytes with only eight
falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. To load data to the AD5025/AD5045/
AD5065, PC7 is left low after the first eight bits are transferred,
and a second serial write operation is performed to the DAC.
PC7 is taken high at the end of this procedure.
AD5025/AD5045/AD5065 to 80C51/80L51 Interface
Figure 48 shows a serial interface between the AD5025/AD5045/
AD5065 and the 80C51/80L51 microcontroller. The setup for
the interface is as follows: TxD of the 80C51/80L51 drives SCLK
of the AD5025/AD5045/AD5065, and RxD drives the serial
data line of the part. The SYNC signal is again derived from a
bit-programmable pin on the port. In this case, Port Line P3.3 is
used. When data is to be transmitted to the AD5025/AD5045/
AD5065, P3.3 is taken low. The 80C51/80L51 transmits data in
8-bit bytes only; thus, only eight falling clock edges occur in the
transmit cycle. To load data to the DAC, P3.3 is lept low after
the first eight bits are transmitted, and a second write cycle is
initiated to transmit the second byte of data. P3.3 is taken high
following the completion of this cycle. The 80C51/80L51 outputs
the serial data in LSB-first format. The AD5025/AD5045/AD5065
must receive data with the MSB first. The 80C51/80L51 transmit
routine should take this into account.
AD5025/
AD5045/
AD5065*
SYNC
P3.3
SCLK
TxD
DIN
RxD
*ADDITIONAL PINS OMITTED FOR CLARITY.
80C51/80L51*
06
84
4-
0
14
Figure 48. AD5025/AD5045/AD5065 to 80C51/80L51 Interface
AD5025/AD5045/AD5065 to MICROWIRE Interface
Figure 49 shows an interface between the AD5025/AD5045/
AD5065 and any MICROWIRE-compatible device. Serial data is
shifted out on the falling edge of the serial clock and is clocked into
the AD5025/AD5045/AD5065 on the rising edge of SCLK.
AD5025/
AD5045/
AD5065*
SYNC
CS
DIN
SK
SCLK
SO
*ADDITIONAL PINS OMITTED FOR CLARITY.
MICROWIRE*
06
84
4-
0
15
Figure 49. AD5025/AD5045/AD5065 to MICROWIRE Interface
相關PDF資料 |
PDF描述 |
|---|---|
| MC100E111FNR2G | IC CLK BUFFER 1:9 800MHZ 28-PLCC |
| AD5530BRUZ-REEL | IC DAC 12BIT SERIAL IN 16TSSOP |
| AD5322BRMZ-REEL | IC DAC 12BIT DUAL 10MSOP T/R |
| AD5667RBRMZ-2REEL7 | IC DAC NANO 16BIT DUAL 10-MSOP |
| NB7V33MMNTXG | IC CLOCK DIVIDER 1:1 10GHZ 16QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD-5028S | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:ADSL LINE TRANSFORMER |
| AD50294 | 制造商:Analog Devices 功能描述: |
| AD50294-1 | 制造商:Analog Devices 功能描述: |
| AD503 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:N-CHANNEL JFET |
| AD50304 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。