AVDD = DVDD
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD2S1210BSTZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 23/36闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC CONV R/D 10-16BIT 48-LQFP
妯欐簴鍖呰锛� 1
椤炲瀷锛� R/D 杞�(zhu菐n)鎻涘櫒
鍒嗚鲸鐜囷紙浣嶏級锛� 10锛�12锛�14锛�16 b
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶锛屽苟鑱�(li谩n)
闆诲闆绘簮锛� 妯℃摤鍜屾暩(sh霉)瀛�
闆绘簮闆诲锛� 4.75 V ~ 5.25 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 48-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 48-LQFP锛�7x7锛�
鍖呰锛� 鎵樼洡
鐢�(ch菐n)鍝佺洰閷勯爜闈細 790 (CN2011-ZH PDF)
閰嶇敤锛� EVAL-AD2S1210EDZ-ND - BOARD EVAL AD2S1210
AD2S1210
Rev. A | Page 3 of 36
SPECIFICATIONS
AVDD = DVDD = 5.0 V 卤 5%, CLKIN = 8.192 MHz 卤 25%, EXC, EXC frequency = 10 kHz to 20 kHz (10-bit); 6 kHz to 20 kHz (12-bit);
3 kHz to 12 kHz (14-bit); 2 kHz to 10 kHz (16-bit); TA = TMIN to TMAX; unless otherwise noted.1
Table 1.
Parameter
Min
Typ
Max
Unit
Conditions/Comments
SINE, COSINE INPUTS2
Voltage Amplitude
2.3
3.15
4.0
V p-p
Sinusoidal waveforms, differential SIN to SINLO,
COS to COSLO
Input Bias Current
8.25
渭A
VIN = 4.0 V p-p, CLKIN = 8.192 MHz
Input Impedance
485
k惟
VIN = 4.0 V p-p, CLKIN = 8.192 MHz
Phase Lock Range
44
+44
Degrees
Sine/cosine vs. EXC output, Control Register D3 = 0
Common-Mode Rejection
卤20
arc sec/V
10 Hz to 1 MHz, Control Register D4 = 0
ANGULAR ACCURACY3
Angular Accuracy
卤2.5 + 1 LSB
卤5 + 1 LSB
arc min
B, D grades
卤5 + 1 LSB
卤10 + 1 LSB
arc min
A, C grades
Resolution
10, 12, 14, 16
Bits
No missing codes
Linearity INL
10-bit
卤1
LSB
B, D grades
卤2
LSB
A, C grades
12-bit
卤2
LSB
B, D grades
卤4
LSB
A, C grades
14-bit
卤4
LSB
B, D grades
卤8
LSB
A, C grades
16-bit
卤16
LSB
B, D grades
卤32
LSB
A, C grades
Linearity DNL
卤0.9
LSB
Repeatability
卤1
LSB
VELOCITY OUTPUT
Velocity Accuracy4
10-bit
卤2
LSB
B, D grades, zero acceleration
卤4
LSB
A, C grades, zero acceleration
12-bit
卤2
LSB
B, D grades, zero acceleration
卤4
LSB
A, C grades, zero acceleration
14-bit
卤4
LSB
B, D grades, zero acceleration
卤8
LSB
A, C grades, zero acceleration
16-bit
卤16
LSB
B, D grades, zero acceleration
卤32
LSB
A, C grades, zero acceleration
Resolution5
9, 11, 13, 15
Bits
DYNAMNIC PERFORMANCE
Bandwidth
10-bit
2000
6500
Hz
2900
5300
Hz
CLKIN = 8.192 MHz
12-bit
900
2800
Hz
1200
2200
Hz
CLKIN = 8.192 MHz
14-bit
400
1500
Hz
600
1200
Hz
CLKIN = 8.192 MHz
16-bit
100
350
Hz
125
275
Hz
CLKIN = 8.192 MHz
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
V110A24M300B CONVERTER MOD DC/DC 24V 300W
AD7606BSTZ-6 IC DAS W/ADC 16BIT 6CH 64LQFP
AD2S1210CSTZ IC CONV R/D VAR RES OSC 48-LQFP
VI-24P-MY-S CONVERTER MOD DC/DC 13.8V 50W
AD7607BSTZ IC DAS W/ADC 14BIT 8CH 64LQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD2S1210BSTZ-DASSAULT 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:
AD2S1210CSTZ 鍔熻兘鎻忚堪:IC CONV R/D VAR RES OSC 48-LQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯欐簴鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛岋紝SPI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡
AD2S1210DSTZ 鍔熻兘鎻忚堪:IC CONV R/D VAR RES OSC 48LQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯欐簴鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛岋紝SPI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡
AD2S1210DSTZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:IC, ADC, 16BIT, PARALLEL, SERIAL, LQFP-4
AD2S1210SST-EP-RL7 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC IC 10-16 Bit R/D Cnvtr w/Ref Oscilltr RoHS:鍚� 鍒堕€犲晢:Analog Devices 閫氶亾鏁�(sh霉)閲�: 绲�(ji茅)妲�(g貌u): 杞�(zhu菐n)鎻涢€熺巼: 鍒嗚鲸鐜�: 杓稿叆椤炲瀷: 淇″櫔姣�: 鎺ュ彛椤炲瀷: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�: 灏佽 / 绠遍珨: