- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > ACS8944T (Semtech)IC JITTER ATT MULT PLL 48-QFN PDF資料下載
參數(shù)資料
| 型號： | ACS8944T |
| 廠商： | Semtech |
| 文件頁數(shù)： | 20/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC JITTER ATT MULT PLL 48-QFN |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，多路復用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH |
| 輸入： | LVPECL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 155.52MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 48-QFN（7x7） |
| 包裝： | 管件 |
ADVANCED COMMUNICATIONS
FINAL
DATASHEET
Revision 3/November 2006 Semtech Corp.
Page 5
www.semtech.com
ACS8944 JAM PLL
Note...I = Input, O = Output, P = Power, LVTTL/LVCMOSU = LVTTL/LVCMOS input with pull-up resistor, LVTTL/LVCMOSD = LVTTL/LVCMOS input
with pull-down resistor
The ACS8944 is a low jitter integrated PLL for clock
dejittering and clock rate translation, meeting the jitter
requirements for SONET up to and including OC-12
(622.08 MHz systems). It is compliant to the relevant ITU,
Telcordia/Bellcore and ETSI standards for at least OC-3
(155.52 MHz) and OC-12 (622.08 MHz) - equivalent to
the corresponding STM-1 and STM-4 rates.
It can be configured for a range of applications using a
minimal number of external components and is available
in a small form factor QFN48 package at 7 mm x 7 mm x
0.9 mm outer dimensions.
Input
The ACS8944 has a single, LVPECL, differential input
(CLKN/P, pins 27 and 28). It is designed to operate with
any of 19.44 MHz, 38.88 MHz, 77.76 MHz or
155.52 MHz input references, and can pull in an input
which is within ±400 ppm of these spot frequencies.
Input Configuration
The input must be configured for the expected input
frequency. This is achieved by connecting the EXT[3:1]
pins, to the configuration pins or to power (VDD) or ground
(VSS), in accordance with the configuration scheme in
Table 4, e.g. for an expected input of 155.52 MHz,
connect EXT1 to VSS, EXT2 to CFG_OUT1 and EXT3 to
CFG_OUT3.
Output
The ACS8944 has a single, LVPECL, differential output
(OUTN/P, pins 2 and 3).
The frequency of the output is determined by the wiring of
OP_FSEL to the appropriate CFG_OUT pin in accordance
with Table 5.
24
EXT3
I
27
CLKN
I
LVPECL
Input reference clock to which the PLL will phase and frequency lock (negative pin of
differential pair, partnered with pin 28). Can accept 19.44 MHz, 38.88 MHz, 77.76 MHz or
155.52 MHz to within ±400 ppm.
28
CLKP
I
LVPECL
Input reference clock to which the PLL will phase and frequency lock (positive pin of
differential pair, partnered with pin 27). Can accept 19.44 MHz, 38.88 MHz, 77.76 MHz or
155.52 MHz to within ±400 ppm.
35
VCP
I/O
Analog
Connection for external loop filter components. This is the differential control voltage input
to the internal VCO and the internal differential charge pump output.
36
VCN
I/O
Analog
Connection for external loop filter components. This is the differential control voltage input
to the internal VCO and the internal differential charge pump output.
40
RESETB
I
LVTTL/LVCMOSU
Schmitt Trigger
Active low reset signal with pull up and Schmitt type input. Used to apply a Power On Reset
(POR) signal during system initialization. Should be connected via a capacitor to ground.
46
OP_FSEL
I
LVTTL/
LVCMOSD
Output Frequency Select Pin. Used with the Output Frequency Configuration pins (pins 13
to 16) to configure the output frequency (on power-up/reset) of the differential output
OUT(N/P). See Table 5.
Table 3 Functional Pins (cont...)
Pin No.
Symbol
I/O
Type
Description
Table 4 Input Frequency Selection
For Expected
Input
Frequency
of
Connect
EXT1
EXT2
EXT3
to
19.44 MHz
CFG_OUT3
VDD
CFG_OUT3
38.88 MHZ
CFG_OUT0
CFG_OUT1
CFG_OUT3
77.76 MHz
VDD
CFG_OUT3
155.52 MHz
VSS
CFG_OUT1
CFG_OUT3
相關PDF資料 |
PDF描述 |
|---|---|
| ACS8946T | IC JITTER ATT MULT PLL 48-QFN |
| ACS8947T | IC JITTER ATT MULT PLL 48-QFN |
| AD10200BZ | IC ADC DUAL 12BIT 68-CLCC |
| AD10242BZ | IC ADC DUAL 12BIT 68-CLCC |
| AD10465BZ | IC ADC DUAL 14BIT 68-CLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ACS8946 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4 and GbE |
| ACS8946EVB | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4 and GbE |
| ACS8946T | 功能描述:IC JITTER ATT MULT PLL 48-QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ACS8947T | 功能描述:IC JITTER ATT MULT PLL 48-QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ACS9010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
發(fā)布緊急采購，3分鐘左右您將得到回復。