參數(shù)資料
型號(hào): 9LPRS464YGLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 240 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153N, TSSOP-56
文件頁(yè)數(shù): 9/23頁(yè)
文件大?。?/td> 246K
代理商: 9LPRS464YGLFT
17
ICS9LPRS464
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUss
IDTTM/ICSTM
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUs
1377A—04/07/08
SMBus Table: Byte Count Register
Byte 8
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
BC7
RW
0
Bit 6
-
BC6
RW
0
Bit 5
-
BC5
RW
0
Bit 4
-
BC4
RW
0
Bit 3
-
BC3
RW
1
Bit 2
-
BC2
RW
0
Bit 1
-
BC1
RW
0
Bit 0
-
BC0
RW
1
SMBus Table: REF2, 48MHz Output Strength Control and ATIG Frequency Select Register
Byte 9
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
54
REF2Str
REF2 Strength Control
RW
1X
2X
1
Bit 6
7
48MHz_1Str
48MHz_1 Strength Control
RW
1X
2X
1
Bit 5
6
48MHz_0Str
48MHz_0 Strength Control
RW
1X
2X
1
Bit 4
0
Bit 3
-
ATIG FS3
ATIG Freq Select Bit 3
RW
0
Bit 2
-
ATIG FS2
ATIG Freq Select Bit 2
RW
0
Bit 1
-
ATIG FS1
ATIG Freq Select Bit 1
RW
0
Bit 0
-
ATIG FS0
ATIG Freq Select Bit 0
RW
0
SMBus Table: PLLs M/N Programming Enable and REF1, REF0 Output Strength Control Register
Byte 10
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
M/N_EN
PLLs M/N Programming Enable
RW
Disable
Enable
0
Bit 6
55
REF1Str
REF1 Strength Control
RW
1X
2X
1
Bit 5
56
REF0Str
REF0 Strength Control
RW
1X
2X
1
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
SMBus Table: CPU PLL VCO Frequency Control Register
Byte 11
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
N Div8
N Divider Prog bit 8
RW
X
Bit 6
-
N Div 9
N Divider Prog bit 9
RW
X
Bit 5
-
M Div5
RW
X
Bit 4
-
M Div4
RW
X
Bit 3
-
M Div3
RW
X
Bit 2
-
M Div2
RW
X
Bit 1
-
M Div1
RW
X
Bit 0
-
M Div0
RW
X
SMBus Table: CPU PLL VCO Frequency Control Register
Byte 12
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
N Div7
RW
X
Bit 6
-
N Div6
RW
X
Bit 5
-
N Div5
RW
X
Bit 4
-
N Div4
RW
X
Bit 3
-
N Div3
RW
X
Bit 2
-
N Div2
RW
X
Bit 1
-
N Div1
RW
X
Bit 0
-
N Div0
RW
X
The decimal representation of
M and N Divier in Byte 11 and
12 will configure the VCO
frequency. Default at power
up = latch-in or Byte 0 Rom
table. VCO Frequency =
14.318 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
M Divider Programming bits
Reserved
Byte Count Programming b(7:0)
Writing to this register will
congiure how many bytes will
be read back, default is 9
bytes.
See Table 3: ATIG
Frequency Selection Table
N Divider Programming b(7:0)
The decimal representation of
M and N Divier in Byte 11 and
12 will configure the VCO
frequency. Default at power
up = latch-in or Byte 0 Rom
table. VCO Frequency =
14.318 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
相關(guān)PDF資料
PDF描述
9RSM5154-19-38-P 33 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
9RSM5154-27-30-P 91 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
9RSM5154-3-9-P 7 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
A-837D POWER/SIGNAL RELAY, 5PST, LATCHED, 1.75A (COIL), 28VDC (COIL), 49000mW (COIL), 15A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
A-874L POWER/SIGNAL RELAY, 3PST, MOMENTARY, 0.63A (COIL), 28VDC (COIL), PANEL MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9LPRS471CKLF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS471CKLFT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS476HKLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS476HKLF GENERAL PURPOSE SEMICONDUCTORS - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS476HKLF General Purpose Semiconductors
9LPRS477CKLF 功能描述:IC CLK SYNTHESIZER 64VFQFPN 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:207
9LPRS477CKLFT 功能描述:IC CLK SYNTHESIZER 64VFQFPN 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:3,000