參數(shù)資料
型號： 9LPRS464YGLFT
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時鐘產(chǎn)生/分配
英文描述： 240 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝： 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153N, TSSOP-56
文件頁數(shù)： 1/23頁
文件大?。?/td> 246K
代理商： 9LPRS464YGLFT
ICS9LPRS464
IDTTM/ICSTM
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUs
1377A—04/07/08
System Clock Chip for ATI RS/RD600 series chipsets using
AMD CPUs
DATASHEET
1
Description
Output Features
ATI RD/RS600 series systems using AMD CPUs
Integrated Series Resistors on differential outputs
Greyhound Compatible CPU outputs
2 - 0.7V Low Power differential CPU pairs
6 - 0.7V Low Power differential SRC pairs
2 - 0.7V Low Power differential ATIG pairs
1 - 66 MHz HyperTransport clock
2 - 48MHz USB clocks
3 - 14.318MHz Reference clocks
Features/Benefits:
Key Specifications
CPU outputs cycle-to-cycle jitter <150ps
SRC outputs cycle-to-cycle jitter < 125ps
ATIG outputs cycle-to-cycle jitter < 125ps
+/- 100ppm frequency accuracy on all outputs if REF is
tuned to +/-100ppm
3 - Programmable Clock Request pins for SRC and ATIG
clocks
ATIGCLKs are programmable for frequency
Spread Spectrum for EMI reduction
Outputs may be disabled via SMBus
External crystal load capacitors for maximum frequency
accuracy
Pin Configuration
VDD
GND
5
8
USB_48 outputs
14,23,26,36 15,22,27,37
SRCCLK outputs
33
32
ATIGCLK differential outputs
42
41
Analog, PLL
46
45
CPUCLK8 differential outputs
52
50
HTTCLK output
2
1
REF outputs
Pin Number
Description
FS2
FS1
FS0
CPU
MHz
HTT
MHz
SRC
MHz
ATIG
MHz
USB
MHz
00
0Hi-Z
Hi-Z
100.00
48.00
0
1
X / 2
X / 3
100.00
48.00
0
1
0
230.00
76.67
100.00
48.00
0
1
240.00
80.00
100.00
48.00
1
0
100.00
66.66
100.00
48.00
1
0
1
133.33
66.66
100.00
48.00
1
0
166.67
66.66
100.00
48.00
1
200.00
66.66
100.00
48.00
Funtionality
Power Groups
GNDREF 1
56 FS0/REF0
VDDREF 2
55 FS1/REF1
X1 3
54 FS2/REF2
X2 4
53 **PD
VDD48 5
52 VDDHTT
48MHz_0 6
51 HTTCLK0
48MHz_1 7
50 GNDHTT
GND48 8
49 *CLKREQA#
SMBCLK 9
48 CPUKG0T_LPR
SMBDAT 10
47 CPUKG0C_LPR
RESET_IN# 11
46 VDDCPU
SRC5T_LPR 12
45 GNDCPU
SRC5C_LPR 13
44 CPUKG1T_LPR
VDDSRC 14
43 CPUKG1C_LPR
GNDSRC 15
42 VDDA
SRC4T_LPR 16
41 GNDA
SRC4C_LPR 17
40 NC
SRC3T_LPR 18
39 SRC0T_LPR
SRC3C_LPR 19
38 SRC0C_LPR
SRC2T_LPR 20
37 GNDSRC
SRC2C_LPR 21
36 VDDSRC
GNDSRC 22
35 ATIG0T_LPR
VDDSRC 23
34 ATIG0C_LPR
SRC1T_LPR 24
33 VDDATIG
SRC1C_LPR 25
32 GNDATIG
VDDSRC 26
31 ATIG1T_LPR
GNDSRC 27
30 ATIG1C_LPR
*CLKREQB# 28
29 *CLKREQC#
56-Pin SSOP/TSSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
9L
P
R
S
464
相關(guān)PDF資料
PDF描述
9RSM5154-19-38-P 33 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
9RSM5154-27-30-P 91 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
9RSM5154-3-9-P 7 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
A-837D POWER/SIGNAL RELAY, 5PST, LATCHED, 1.75A (COIL), 28VDC (COIL), 49000mW (COIL), 15A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
A-874L POWER/SIGNAL RELAY, 3PST, MOMENTARY, 0.63A (COIL), 28VDC (COIL), PANEL MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9LPRS471CKLF 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS471CKLFT 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS476HKLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS476HKLF GENERAL PURPOSE SEMICONDUCTORS - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS476HKLF General Purpose Semiconductors
9LPRS477CKLF 功能描述:IC CLK SYNTHESIZER 64VFQFPN 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:207
9LPRS477CKLFT 功能描述:IC CLK SYNTHESIZER 64VFQFPN 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:3,000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*