參數(shù)資料
型號(hào): 935238950551
廠商: NXP SEMICONDUCTORS
元件分類: 數(shù)字傳輸電路
英文描述: CLOCK RECOVERY CIRCUIT, PQFP48
封裝: PLASTIC, SOT-313, LQFP-48
文件頁(yè)數(shù): 26/26頁(yè)
文件大?。?/td> 335K
代理商: 935238950551
1998 Feb 09
9
Philips Semiconductors
Objective specication
SDH/SONET data and clock recovery unit
STM1/4 OC3/12
TZA3004HL
POSITIVE SUPPLY APPLICATION
Due to the versatile design of the TZA3004HL, the device
can also operate in a positive supply application, although
some pins have a different mode of operation. This section
deals with these differences and supports the user with
successful application of the TZA3004HL in a +5V
environment. A sample application diagram can be found
in figure 4. Note that all GND pins are now connected to
VCC. All VEE pins are not connected to ground, but to pin
25, the regulated voltage from the power controller.
Loop mode and normal mode output select (ENL)
In a positive supply application, the default RF output will
be the LOOP MODE outputs. Due to the decoding logic at
the ENL pin, it is only possible to select the pins
DLOOP(Q) and CLOOP(Q) as outputs or enable all
outputs. If ENL is connected to VCC (+5V), the LOOP
MODE outputs are active. All outputs become active If
ENL is connected to pin VEE (the voltage on pin 25 is
approximately 3.3V below VCC). Beware not to connect
ENL to ground, this would destroy the IC. In the positive
supply application the NORMAL MODE outputs can not be
selected anymore.
Loss of signal detect and Lock detect (LOS & LOCK)
In the negative supply application, LOS and LOCK are
open collector outputs, that require pull-up resistors to a
positive supply. In the positive supply application, the
pull-up voltage would be higher then the positive supply
and the LOS and LOCK signals would not be TTL
compatible. The internal circuit at pins LOS and LOCK can
however be used in a current mirror configuration. It
requires only an external PNP transistor, BC857 or
equivalent, to mirror the current. A 10k
pull-down resistor
to ground yields a TTL compatible signal again, albeit
inverted. The table below shows the meaning of the LOS
and LOCK flag, when used according to the application
schematic of figure 4.
Table 3
LOS and LOCK indication for positive supply
SIGNAL
DESCRIPTION
LEVEL
TTL
LOS active
Loss-of-signal; BER >5 10-2
0V (ground)
LOW
LOS inactive
No loss-of-signal; BER < 1 10-3
+5V (VCC)
HIGH
LOCK active
Reference clock present and VCO in 1000 ppm window
0V (ground)
LOW
LOCK inactive
No reference clock present or VCO outside 1000 ppm window
+5V (VCC)
HIGH
Divider settings
The reference frequency dividers and the STM mode
selectors still operate the same in a positive supply
application. The only difference is that pins formerly
connected to GND (ground) should now be connected to
VCC (+5V), whereas pins connected to VEE still should be
connected to pin VEE (pin 25). Connection to ground (0V)
will damage the IC.
RF input/outputs
All RF inputs, outputs and internal signals of the
TZA3004HL are referenced to the most positive supply,
pins GND. In the positive supply application, this means all
RF signals are referenced to VCC. Therefore a clean VCC
rail is of ultimate importance for proper RF performance.
The best performance is obtained when the transmission
line reference plane is also decoupled to the VCC. Careful
design of VCC and good decoupling schemes should be
taken into account. While designing the printed circuit
board, bear in mind that the VCC has become what was
formerly ground.
相關(guān)PDF資料
PDF描述
935240740118 SPECIALTY TELECOM CIRCUIT, PDSO20
07-001-367-831 RELAY PCB SPCO 24VDC
07-FXE-12 RELAY PCB SPCO 12VDC
07-FXE-12M RELAY PCB SPNO 12VDC
07-FXE-24M RELAY PCB SPNO 24VDC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935241-0001 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述:
935241-1 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述:
935245650125 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E