- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24623 > 9248AG-192T (INTEGRATED DEVICE TECHNOLOGY INC) 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | 9248AG-192T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-28 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 201K |
| 代理商： | 9248AG-192T |
3
ICS9248-192
0540F—10/27/05
Power Management
ICS9248-192 Power Management Requirements
Clock Enable Configuration
Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. During
power up and power down operations using the PD# pin will not cause clocks of a short or longer pulse than that of
the running clock. The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock
network charging circuitry. Board routing and signal loading may have a large impact on the initial clock distortion also.
Notes.
1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.
3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device.
4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only.
The REF will be stopped independant of these.
L
A
N
G
I
SE
T
A
T
S
L
A
N
G
I
S
y
c
n
e
t
a
L
e
r
f
o
s
e
g
d
e
g
n
i
s
i
r
f
o
.
o
N
K
L
C
I
C
P
g
n
i
n
u
r
#
P
O
T
S
_
U
P
C
)
d
e
l
b
a
s
i
D
(
0
2
1
)
d
e
l
b
a
n
E
(
1
#
P
O
T
S
_
I
C
P
)
d
e
l
b
a
s
i
D
(
0
2
1
)
d
e
l
b
a
n
E
(
1
#
D
P
)
n
o
i
t
a
r
e
p
O
l
a
m
r
o
N
(
1
3
s
m
3
)
n
w
o
D
r
e
w
o
P
(
0
4
x
a
m
2
#
P
O
T
S
_
U
P
C#
P
O
T
S
_
I
C
P#
N
W
D
_
R
W
PK
L
C
U
P
CK
L
C
I
C
PF
E
Rl
a
t
s
y
r
Cs
O
C
V
XX
0
w
o
Lw
o
Ld
e
p
o
t
Sf
f
Of
f
O
00
1
w
o
Lw
o
Lg
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
01
1
w
o
Lz
H
M
3
.
3
3g
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
10
1
z
H
M
6
.
6
/
0
6w
o
Lg
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
11
1
z
H
M
6
.
6
/
0
6z
H
M
3
.
3
3g
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
CPU Select Functions
#
0
6
/
6
L
E
S)
z
H
M
(
U
P
C
0z
H
M
0
6
1z
H
M
6
.
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9248AG-192LF | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9248AG-192 | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 051-453-0000 | RF Coaxial Connectors |
| 9248AG-92LFT | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9248BF-138 | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9248AG-198LF | 制造商:Integrated Device Technology Inc 功能描述:9248AG-198LF - Bulk |
| 9248AG-92LF | 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK GEN DUAL 48TSSOP - Rail/Tube |
| 9248AG-92LFT | 制造商:Integrated Device Technology Inc 功能描述:9248AG-92LFT - Tape and Reel |
| 9248BF-195LF | 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ GENERATOR DUAL 48SSOP - Bulk |
| 9248BF-81LF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。