- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24623 > 9248AG-192T (INTEGRATED DEVICE TECHNOLOGY INC) 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | 9248AG-192T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-28 |
| 文件頁數(shù)： | 10/15頁 |
| 文件大?。?/td> | 201K |
| 代理商： | 9248AG-192T |
4
ICS9248-192
0540F—10/27/05
1.
The ICS clock generator is a slave/receiver, I
2C component. It can read back the data stored in the
latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3.
The input is operating at 3.3V logic levels.
4.
The data byte format is 8 bit bytes.
5.
To simplify the clock generator I
2C interface, the protocol is set to use only "Block-Writes" from the
controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability
to stop after any complete byte has been transferred. The Command code and Byte count shown above
must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is
issued.
6.
At power-on, all registers are set to a default condition, as shown.
General I
2C serial interface information
The information in this section assumes familiarity with I
2C programming.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will acknowledge
Controller (host) sends a dummy command code
ICS clock will acknowledge
Controller (host) sends a dummy byte count
ICS clock will acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 6
ICS clock will acknowledge each byte one at a time.
How to Read:
Controller (host) will send start bit.
Controller (host) sends the read address D3
(H)
ICS clock will acknowledge
ICS clock will send the byte count
Controller (host) acknowledges
ICS clock sends first byte (Byte 0) through byte 6
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
Notes:
Controller (Host)
ICS (Slave/Receiver)
Start Bit
Address
D2(H)
ACK
Dummy Command Code
ACK
Dummy Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Write:
Controller (Host)
ICS (Slave/Receiver)
Start Bit
Address
D3(H)
ACK
Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Read:
相關PDF資料 |
PDF描述 |
|---|---|
| 9248AG-192LF | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9248AG-192 | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 051-453-0000 | RF Coaxial Connectors |
| 9248AG-92LFT | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9248BF-138 | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 9248AG-198LF | 制造商:Integrated Device Technology Inc 功能描述:9248AG-198LF - Bulk |
| 9248AG-92LF | 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK GEN DUAL 48TSSOP - Rail/Tube |
| 9248AG-92LFT | 制造商:Integrated Device Technology Inc 功能描述:9248AG-92LFT - Tape and Reel |
| 9248BF-195LF | 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ GENERATOR DUAL 48SSOP - Bulk |
| 9248BF-81LF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。