參數(shù)資料
型號(hào)： 908E621
廠(chǎng)商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述： Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror
中文描述： 綜合四半橋和三高的嵌入式微控制器和LIN高端側(cè)鏡
文件頁(yè)數(shù)： 23/62頁(yè)
文件大小： 540K
代理商： 908E621
Analog Integrated Circuit Device Data
Freescale Semiconductor
23
908E621
FUNCTIONAL DESCRIPTION
FUNCTIONAL TERMINAL DESCRIPTION
INTERRUPT TERMINAL (
IRQ_A
)
IRQ_A
is the interrupt output terminal of the analog die
indicating errors or wake-up events. It is an open drain with
pullup resistor and must be connected to the
IRQ
terminal of
the MCU.
ADC SUPPLY/REFERENCE TERMINALS (VDDA/
VREFH AND VSSA/VREFL)
VDDA and VSSA
are the power supply terminals for the
analog-to-digital converter (ADC).
VREFH and VREFL are the reference voltage terminals for
the ADC.
The supply and reference signals are internally connected.
It is recommended that a high quality ceramic decoupling
capacitor be placed between these terminals.
For details refer to the 68HC908EY16 datasheet.
MCU POWER SUPPLY TERMINALS (EVDD AND
EVSS)
EVDD
and EVSS
are the power supply and ground
terminals. The MCU operates from a single power supply.
Fast signal transitions on MCU terminals place high, short-
duration current demands on the power supply. To prevent
noise problems, take special care to provide power supply
bypassing at the MCU.
For details refer to the 68HC908EY16 datasheet.
TEST MODE TERMINAL (TESTMODE)
This terminal is for test purpose only. In the application this
terminal has to be forced to GND.
For Programming/Test this terminal has to be forced to
VDD to bring the analog die into Test mode. In Test mode the
Reset Time-out (80ms) is disabled and the LIN receiver is
disabled
NOTE: After detecting a RESET (internal or external) the
PSON bit needs to be set within 80ms. If not the device will
automatically enter sleep mode.
MCU TEST TERMINAL (FLSVPP)
This terminal is for test purposes only. This terminal should
be either left open (not connected) or can be connected to
GND.
NO CONNECT TERMINALS (NC)
The NC terminals are not connected internally.
Note:
Each of the NC terminals can be left open or
connected to ground (recommended).
EXPOSED PAD TERMINAL
The exposed pad terminal on the bottom side of the
package conducts heat from the chip to the PCB board. For
thermal performance the pad must be soldered to the PCB
board. It is recommended that the pad be connected to the
ground potential.
4,7μF
0,1μF
VDDA/VREFH
EVDD
EVSS
VSSA/VREFL
VDD
VSS
μC
Analog
Die
相關(guān)PDF資料
PDF描述
908E621_07 Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror
908E624 TRIPLE HIGH-SIDE SWITCH WITH EMBEDDED MCU AND LIN
908E625 Integrated Quad Half H-Bridge with Power Supply, Embedded MCU, and LIN Serial Communication
908E626 Integrated Stepper Motor Driver with Embedded MCU and LIN Serial Communication
908JKJK3JL3FS 68HC908JK1/JK3/JL3 8-Bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
908E621_07 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror
908E621_08 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror
908E621_12 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Quad Half bridge and Triple High Side Embedded MCU and LIN for High End Mirror
908E622_12 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge, Triple High Side amd EC Glass Driver with Embedded MCU and LIN for High End Mirror
908E624 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Triple High-Side Switch with Embedded MCU and LIN Serial Communication for Relay Drivers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*