參數(shù)資料
型號(hào): 89HPES8T5AZBBCGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, PBGA196
封裝: 15 X 15 MM, 1 MM PITCH, GREEN, CABGA-196
文件頁數(shù): 26/29頁
文件大?。?/td> 622K
代理商: 89HPES8T5AZBBCGI
6 of 29
May 7, 2009
IDT 89HPES8T5A Data Sheet
GPIO[7]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: GPEN
Alternate function pin type: Output
Alternate function: General Purpose Event (GPE) output
GPIO[8]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
GPIO[9]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: P3RSTN
Alternate function pin type: Output
Alternate function: Reset output for downstream port 3
GPIO[10]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: P5RSTN
Alternate function pin type: Output
Alternate function: Reset output for downstream port 5
Signal
Type
Name/Description
APWRDISN
I
Auxiliary Power Disable Input. When this pin is active, it disables the
device from using auxiliary power supply.
CCLKDS
I
Common Clock Downstream. The assertion of this pin indicates that all
downstream ports are using the same clock source as that provided to
downstream devices.This bit is used as the initial value of the Slot Clock
Configuration bit in all of the Link Status Registers for downstream ports.
The value may be override by modifying the SCLK bit in the downstream
port’s PCIELSTS register.
CCLKUS
I
Common Clock Upstream. The assertion of this pin indicates that the
upstream port is using the same clock source as the upstream device. This
bit is used as the initial value of the Slot Clock Configuration bit in the Link
Status Register for the upstream port. The value may be overridden by
modifying the SCLK bit in the PA_PCIELSTS register.
MSMBSMODE
I
Master SMBus Slow Mode. The assertion of this pin indicates that the
master SMBus should operate at 100 KHz instead of 400 kHz. This value
may not be overridden.
PERSTN
I
Fundamental Reset. Assertion of this signal resets all logic inside the
PES8T5A and initiates a PCI Express fundamental reset.
Table 5 System Pins (Part 1 of 2)
Signal
Type
Name/Description
Table 4 General Purpose I/O Pins (Part 2 of 2)
相關(guān)PDF資料
PDF描述
89HPES8T5AZBBCI PCI BUS CONTROLLER, PBGA196
89HPES8T5AZBBC PCI BUS CONTROLLER, PBGA196
89RW30 SCR
89RW40 SCR
8AF4NLV 50 A, 400 V, SILICON, RECTIFIER DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
89HPES8T5AZBBCGI8 制造商:Integrated Device Technology Inc 功能描述:PCI Express Switch I/O Expansion Switch 8Lanes 5Ports 1-CH 196-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:8-LANE 5-PORT PCI EXPRESS? SWITCH - Tape and Reel
89HPES8T5AZBBCI 制造商:Integrated Device Technology Inc 功能描述:PCI Express Switch I/O Expansion Switch 8Lanes 5Ports 1-CH 196-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:PCI EXPRESS SWIT 196CABGA - Rail/Tube
89HPES8T5AZBBCI8 制造商:Integrated Device Technology Inc 功能描述:PCI Express Switch I/O Expansion Switch 8Lanes 5Ports 1-CH 196-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:PCI EXPRESS SWIT 196CABGA - Tape and Reel
89HPES8T5ZBBC 制造商:Integrated Device Technology Inc 功能描述:8-LANE 5-PORT PCI EXPRESS SWIT 324CABGA - Trays
89HPES8T5ZBBCG 制造商:Integrated Device Technology Inc 功能描述:8-LANE 5-PORT PCI EXPRESS SWIT 324CABGA - Trays