- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375093 > 7C1359A-166 (Cypress Semiconductor Corp.) 256K x 18 Synchronous-Pipelined Cache Tag RAM PDF資料下載
參數(shù)資料
| 型號： | 7C1359A-166 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 中文描述： | 256 × 18的同步高速緩存標(biāo)記內(nèi)存流水線 |
| 文件頁數(shù)： | 16/24頁 |
| 文件大?。?/td> | 244K |
| 代理商： | 7C1359A-166 |
CY7C1359A/GVT71256T18
Document #: 38-05120 Rev. **
Page 16 of 24
AC Test Loads and Waveforms
(a)
ALL INPUT PULSES
2.5V
0V
90%
10%
90%
10%
≤
1.8 ns
≤
1.8 ns
(c)
(b)
Vt = 1.25V
30 pF
DQ
Z
0
= 50
50
DQ
+2.5v
1,667
1,538
5 pF
(b)
Switching Characteristics
Over the Operating Range
[27]
-6
166 MHz
Min.
-6.7
150 MHz
Min.
-7.5
133 MHz
Min.
-10
100 MHz
Min.
Parameter
Clock
t
KC
t
KF
t
KH
t
KL
Output Times
t
KQ
t
KM
t
KQX
t
KMX
t
KQLZ
t
KQHZ
t
OEQ
t
MOEM
t
OELZ
t
MOELZ
t
OEHZ
t
MOEHZ
Set-up Times
t
S
Hold Times
t
H
Notes:
27. Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted.
28. Output loading is specified with C
= 5 pF as in AC Test Loads.
29. At any given temperature and voltage condition, t
is less than t
, t
is less than t
and t
is less than t
.
30. OE is a
“
Don
’
t Care
”
after a write cycle begins To prevent bus contention, OE should be negated prior before the start of write cycle.
31. This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for
“
don
’
t care
”
as defined in the truth table.
Description
Max.
Max.
Max.
Max.
Unit
Clock Cycle Time
6.0
6.7
7.5
8.5
ns
Clock Frequency
Clock HIGH Time
2.4
2.4
2.6
2.6
2.8
2.8
3.4
3.4
ns
ns
Clock LOW Time
Clock to Output Valid
Clock to MATCH Valid
Clock to Output Invalid
Clock to MATCH Invalid
Clock to Output in Low-Z
[17, 28, 29]
Clock to Output in High-Z
[17, 28, 29]
OE to Output Valid
[30]
MOE to MATCH Valid
[30]
OE to Output in Low-Z
[17, 28, 29]
MOE to MATCH in Low-Z
[17, 28, 29]
OE to Output in High-Z
[17, 28, 29]
MOE to MATCH in High-Z
[17, 28, 29]
3.5
3.8
4.0
4.0
ns
1.5
1.5
1.5
1.5
ns
0
0
0
0
ns
ns
ns
1.5
6.0
3.5
1.5
6.7
3.5
1.5
7.5
3.8
1.5
8.5
3.8
0
0
0
0
ns
3.5
3.5
3.8
3.8
ns
Address, Controls, and Data In
[31]
1.5
1.5
1.5
2.0
ns
Address, Controls, and Data In
[31]
0.5
0.5
0.5
0.5
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7C185-12 | 8K x 8 Static RAM |
| 7C185-15 | IC 16-BIT BUFF/LINE DRV 48 TSSOP |
| 7C185-20 | 8K x 8 Static RAM |
| 7C185-25 | 16-Bit Buffer/Line Driver |
| 7C185-35 | IC 16-BIT BUFF/LINE DVR 48-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7C1359AP | 制造商:Cypress Semiconductor 功能描述: |
| 7C135CT | 制造商:Cypress Semiconductor 功能描述: |
| 7C13600C-250AZC | 制造商:Cypress Semiconductor 功能描述: |
| 7C13600WC | 制造商:Cypress Semiconductor 功能描述: |
| 7C13601AG WAF | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。