- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360484 > 74LV109PWDH (NXP SEMICONDUCTORS) Dual JK flip-flop with set and reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號： | 74LV109PWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual JK flip-flop with set and reset; positive-edge trigger |
| 中文描述： | LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 124K |
| 代理商： | 74LV109PWDH |
Philips Semiconductors
Product specification
74LV109
Dual JK flip-flop with set and reset; positive-edge trigger
1998 Apr 20
7
AC WAVEFORMS
V
M
= 1.5 V at V
CC
≥
2.7 V;
V
M
= 0.5
×
V
CC
at V
CC
<
2.7 V;
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
The shaded areas indicate when the input is permitted to change
for predictable output performance.
SV00522
1/fmax
th
th
tPLH
tPHL
tPLH
tPHL
tW
tsu
tsu
VM
VM
VM
VM
nJ, nK
INPUT
GND
nCP
INPUT
GND
nQ
OUTPUT
VI
VI
VOH
VOH
nQ
OUTPUT
VOL
VOL
Figure 1. Clock (nCP) to output (nQ, nQ) propagation delays,
the clock pulse width, the nJ and nK to nCP set-up, the nCP to
nJ, nK hold times and the maximum clock pulse frequency.
SV00523
t
W
t
W
t
PLH
t
PHL
t
rem
V
M
V
M
V
M
V
M
V
M
nS
D
INPUT
GND
nR
D
INPUT
GND
nCP
INPUT
GND
nQ
OUTPUT
V
OH
nQ
V
l
V
l
V
l
V
OH
V
OL
V
OL
OUTPUT
t
rem
t
PLH
t
PHL
Figure 2. Set (nS
D
) and reset (nR
D
) input to output (nQ, nQ)
propagation delays, the set and reset pulse widths and the nR
D
,
nS
D
to nCP removal time.
TEST CIRCUIT
PULSE
GENERATOR
R
T
V
I
D.U.T.
V
O
C
L
R
L
= 1k
V
CC
Test Circuit for switching times
DEFINITIONS
R
L
= Load resistor
C
L
= Load capacitance includes jig and probe capacitance
V
CC
V
I
< 2.7V
V
CC
TEST
t
PLH/
t
PHL
R
T
= Termination resistance should be equal to Z
OUT
of pulse generators.
50pF
SV00901
2.7–3.6V
2.7V
Figure 3. Load circuitry for switching times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LV10PW | Triple 3-input NAND gate |
| 74LV10PWDH | Triple 3-input NAND gate |
| 74LV10D | Triple 3-input NAND gate |
| 74LV10DB | Triple 3-input NAND gate |
| 74LV10N | Triple 3-input NAND gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LV109PW-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
| 74LV10D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 3-input NAND gate |
| 74LV10DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 3-input NAND gate |
| 74LV10DB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triple 3-input NAND Gate |
| 74LV10D-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triple 3-input NAND Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。