- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360484 > 74LV109PWDH (NXP SEMICONDUCTORS) Dual JK flip-flop with set and reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LV109PWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual JK flip-flop with set and reset; positive-edge trigger |
| 中文描述： | LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 文件頁(yè)數(shù)： | 4/12頁(yè) |
| 文件大?。?/td> | 124K |
| 代理商： | 74LV109PWDH |
Philips Semiconductors
Product specification
74LV109
Dual JK flip-flop with set and reset; positive-edge trigger
1998 Apr 20
4
FUNCTION TABLE
OPERATING MODES
INPUTS
OUTPUTS
nS
D
L
H
L
nR
D
H
L
L
nCP
nJ
nK
nQ
nQ
Asynchronous set
Asynchronous reset
Undetermined
X
X
X
X
X
X
X
X
X
H
L
H
L
H
H
Toggle
Load “0” (reset)
Load “1” (set)
Hold “no change”
NOTES:
H =
HIGH voltage level
h =
HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L =
LOW voltage level
I
=
LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
q =
lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition.
X =
don’t care
↑
=
LOW-to-HIGH CP transition
H
H
H
H
H
H
H
H
↑
↑
↑
↑
h
l
h
l
l
l
q
L
H
q
q
H
L
q
h
h
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
DC supply voltage
V
I
Input voltage
V
O
Output voltage
PARAMETER
CONDITIONS
See Note 1
MIN
1.0
0
0
-40
-40
–
–
–
TYP.
3.3
–
–
MAX
3.6
V
CC
V
CC
+85
+125
500
200
100
UNIT
V
V
V
T
amb
Operating ambient temperature range in free air
See DC and AC
characteristics
V
CC
= 1.0V to 2.0V
V
CC
= 2.0V to 2.7V
V
CC
= 2.7V to 3.6V
°
C
t
r
, t
f
Input rise and fall times except for
Schmitt-trigger inputs
–
–
–
ns/V
NOTE:
1. The LV is guaranteed to function down to V
CC
= 1.0V (input levels GND or V
CC
); DC characteristics are guaranteed from V
CC
= 1.2V to V
CC
= 3.6V.
ABSOLUTE MAXIMUM RATINGS
1, 2
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL
PARAMETER
V
CC
DC supply voltage
I
IK
DC input diode current
I
OK
DC output diode current
DC output source or sink current
– standard outputs
CONDITIONS
RATING
–0.5 to +4.6
20
50
UNIT
V
mA
mA
V
I
< –0.5 or V
I
> V
CC
+ 0.5V
V
O
< –0.5 or V
O
> V
CC
+ 0.5V
I
O
–0.5V < V
O
< V
CC
+ 0.5V
25
mA
I
GND
,
I
CC
T
stg
DC V
or GND current for types with
– standard outputs
50
mA
Storage temperature range
Power dissipation per package
– plastic DIL
– plastic mini-pack (SO)
– plastic shrink mini-pack (SSOP and TSSOP)
–65 to +150
°
C
P
TOT
for temperature range: –40 to +125
°
C
above +70
°
C derate linearly with 12 mW/K
above +70
°
C derate linearly with 8 mW/K
above +60
°
C derate linearly with 5.5 mW/K
750
500
400
mW
NOTE:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LV10PW | Triple 3-input NAND gate |
| 74LV10PWDH | Triple 3-input NAND gate |
| 74LV10D | Triple 3-input NAND gate |
| 74LV10DB | Triple 3-input NAND gate |
| 74LV10N | Triple 3-input NAND gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LV109PW-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
| 74LV10D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 3-input NAND gate |
| 74LV10DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 3-input NAND gate |
| 74LV10DB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triple 3-input NAND Gate |
| 74LV10D-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triple 3-input NAND Gate |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。