參數(shù)資料
型號： 74F8966
廠商： NXP Semiconductors N.V.
英文描述： 9-Bit address/data Futurebus transceiver, ADT
中文描述： 9位地址/數(shù)據(jù)Futurebus收發(fā)器，ADT的
文件頁數(shù)： 9/11頁
文件大?。?/td> 119K
代理商： 74F8966
Philips Semiconductors FAST Products
Product specification
74F8965/74F8966
9-Bit address/data Futurebus transceiver, ADT
December 19, 1990
9
AC ELECTRICAL CHARACTERISTICS
A PORT LIMITS
T
amb
= +25
°
C
V
CC
= +5.0V
C
L
= 50pF, R
L
= 500
MIN
TYP
T
amb
= 0
°
C to +70
°
C
V
CC
= +5.0V
±
10%
C
L
= 50pF, R
L
= 500
MIN
SYMBOL
PARAMETER
TEST
UNIT
CONDITION
MAX
MAX
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
sk(o)
Propagation delay
Bn to An
Waveform 2
3.0
2.5
5.0
4.5
8.0
7.5
2.5
2.5
8.5
8.0
ns
Output enable time to high or low,
OEA to An
Waveform 5, 6
7.5
9.0
9.0
11.0
12.0
13.5
6.0
7.5
14.0
16.0
ns
Output disable from high or low,
OEA to An
Waveform 5, 6
3.0
4.0
5.0
6.0
8.0
9.0
2.5
4.0
9.0
10.0
ns
Skew between receivers in same package
Waveform 4
0.5
1.0
1.0
ns
B PORT LIMITS
T
amb
= +25
°
C
V
CC
= +5.0V
C
D
= 30pF, R
U
= 9
MIN
TYP
T
amb
= 0
°
C to +70
°
C
V
CC
= +5.0V
±
10%
C
D
= 30pF, R
U
= 9
MIN
SYMBOL
PARAMETER
TEST
UNIT
CONDITION
MAX
MAX
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
TLH
t
THL
Propagation delay
An to Bn (transparent latch)
Waveform 2
2.5
3.0
4.0
5.0
7.0
7.5
2.0
2.5
8.0
9.0
ns
Propagation delay
An to Bn (bypass latch)
Waveform 2
1.0
1.5
3.0
3.0
5.5
5.5
1.0
1.0
6.0
6.5
ns
Propagation delay
LE
to Bn
Waveform 1, 2
3.0
4.0
5.0
5.5
8.0
8.5
3.0
3.5
8.5
9.5
ns
Output enable/disable time,
OEB0 to Bn
Waveform 2
4.0
5.0
6.0
6.5
8.5
9.5
3.5
3.5
10.0
11.5
ns
Output enable/disable time,
OEB1 to Bn
Waveform 1
5.5
3.0
7.5
5.0
10.0
8.0
5.0
2.5
11.0
8.5
ns
Propagation delay
IAREQ
or LS to Bn
Waveform 1, 2
4.5
2.0
7.5
6.5
10.0
9.5
4.0
2.0
11.0
11.0
ns
Transition time, Bn port
10% to 90%, 90% to 10%
Test circuit and
waveforms
2.0
2.0
1.0
1.0
3.0
3.0
ns
t
sk(o)
Skew between drivers in same package
Waveform 4
1.0
2.0
2.0
ns
IAMC PORT LIMITS (74F8966 only)
T
amb
= +25
°
C
V
CC
= +5.0V
C
L
= 50pF, R
L
= 500
MIN
TYP
MAX
T
amb
= 0
°
C to +70
°
C
V
CC
= +5.0V
±
10%
C
L
= 50pF, R
L
= 500
MIN
SYMBOL
PARAMETER
TEST
UNIT
CONDITION
MAX
t
PLH
t
PHL
t
PLH
t
PHL
Propagation delay
An to IAMC (latches preset)
Waveform 2
10.5
7.0
14.5
12.0
18.0
15.0
9.5
6.0
20.0
17.5
ns
Propagation delay
IAREQ to IAMC
Waveform 2
6.5
2.5
8.0
4.5
11.0
7.0
6.0
2.0
11.5
8.0
ns
相關(guān)PDF資料
PDF描述
74F978PC Octal D-Type Flip-Flop
74F978QC Octal D-Type Flip-Flop
74F978SC Octal D-Type Flip-Flop
74FCT240DCX Dual 4-Bit Inverting Buffer/Driver
54FCT240DM Dual 4-Bit Inverting Buffer/Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F899 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:9-Bit Latchable Transceiver with Parity Generator/Checker
74F899_YCB3026T WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F899_YCC3026B WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F899QC 功能描述:總線收發(fā)器 9-Bit Latchable Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74F899QC_Q 功能描述:總線收發(fā)器 9-Bit Latchable Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*