參數(shù)資料
型號(hào): 74F8966
廠商: NXP Semiconductors N.V.
英文描述: 9-Bit address/data Futurebus transceiver, ADT
中文描述: 9位地址/數(shù)據(jù)Futurebus收發(fā)器,ADT的
文件頁數(shù): 6/11頁
文件大小: 119K
代理商: 74F8966
Philips Semiconductors FAST Products
Product specification
74F8965/74F8966
9-Bit address/data Futurebus transceiver, ADT
December 19, 1990
6
FUNCTION TABLE FOR 74F8965
INPUTS
LATCH
OUTPUTS
OPERATING MODE
AIn
Bn*
OEB0
OEB1
LS
OEA
LE
STATE
An
Bn
L
H
L
H
L
X
X
input
H**
An to Bn bypass latch
H
H
L
H
L
X
X
input
L
L
H
L
L
L
L
H
input
H**
An to Bn transparent latch
H
H
L
L
L
L
L
input
L
l
H
L
L
L
H
input
H**
An to Bn latch and read
h
H
L
L
L
L
input
L
H
L
L
H
H
H
L
H**
An to Bn outputs latched and read
H
L
L
H
H
L
H
L
(preconditioned latch)
X
H
L
L
L
H
NC
input
L
An to Bn hold
X
X
L
X
X
X
X
X
X
H**
Disable Bn outputs
X
X
X
H
H
X
X
X
X
H**
L
L
H
H
H
X
X
H
input
Bn to An
H
L
H
H
H
X
X
L
input
X
X
X
X
L
X
X
Z
X
Disable An outputs
Notes to function table for 74F8965
1. H =
High voltage level
2. h =
High voltage level one setup time prior to the low–to–high LE transition
3. L
=
Low voltage level
4. l
=
Low voltage level one setup time prior to the low–to–high LE transition
5. NC=
No change
6. X =
Don’t care
7. Z =
High impedance ”off’ state
8. –
=
Input not externally driven
9.
=
Low–to–high transition
10.H**=
Goes to level of pullup voltage.
11.B* =
Precaution should be taken to insure B inputs do not float. If they do they are equal to low state.
FUNCTION TABLE FOR 74F8966
INPUTS
LATCH
OUTPUTS
OPERATING MODE
AIn
Bn*
OEB0
OEB1
IAREQ
LS
OEA
LE
STATE
An
Bn
IAMC
L
H
L
L
H
L
X
X
input
H**
H**
An to Bn bypass latch
H
H
L
L
H
L
X
X
input
L
H**
L
H
L
L
L
L
L
H
input
H**
H**
An to Bn transparent latch
H
H
L
L
L
L
L
L
input
L
H**
l
H
L
L
L
L
H
input
H**
H**
An to Bn latch and read
h
H
L
L
L
L
L
input
L
H**
H
L
L
L
H
H
H
L
H**
H**
An to Bn outputs latched and read
H
L
L
L
H
H
L
H
L
H**
(preconditioned latch)
X
H
L
L
L
L
H
NC
input
NC
H**
An to Bn hold
X
X
L
X
X
X
X
X
X
X
H**
H**
Disable Bn outputs
X
X
X
H
H
H
X
X
X
X
H**
H**
L
L
H
H
H
H
X
X
H
input
H**
Bn to An
H
L
H
H
H
H
X
X
L
input
H**
Bn
L
H
H
*
*
H
H
Bn
Z
Bn
L
Latch Bn data idle arbitration request
Bn
L
H
H
H
H
Bn
Z
Bn
H**
(preconditioned latch)
X
X
X
X
X
L
X
X
Z
X
X
Disable An outputs
相關(guān)PDF資料
PDF描述
74F978PC Octal D-Type Flip-Flop
74F978QC Octal D-Type Flip-Flop
74F978SC Octal D-Type Flip-Flop
74FCT240DCX Dual 4-Bit Inverting Buffer/Driver
54FCT240DM Dual 4-Bit Inverting Buffer/Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F899 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:9-Bit Latchable Transceiver with Parity Generator/Checker
74F899_YCB3026T WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F899_YCC3026B WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F899QC 功能描述:總線收發(fā)器 9-Bit Latchable Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74F899QC_Q 功能描述:總線收發(fā)器 9-Bit Latchable Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel