參數(shù)資料
型號: 74F50728
廠商: NXP Semiconductors N.V.
英文描述: Synchronizing cascaded dual positive edge-triggered D-type flip-flop
中文描述: 同步串聯(lián)雙上升沿觸發(fā)D型觸發(fā)器
文件頁數(shù): 5/12頁
文件大?。?/td> 89K
代理商: 74F50728
Philips Semiconductors
Product specification
74F50728
Synchronizing cascaded dual positive
edge-triggered D-type flip-flop
September 14, 1990
5
FUNCTION TABLE
INTERNAL
REGISTER
Q
OUTPUTS
INPUTS
OPERATING MODE
SDn
RDn
CPn
Dn
Qn
Qn
L
H
X
X
H
H
L
Asynchronous set
H
L
X
X
L
L
H
Asynchronous reset
L
L
X
X
X
H
H
Undetermined*
H
H
h
h
H
L
Load ”1”
H
H
l
l
L
H
Load ”0”
H
H
L
X
NC
NC
No change from the previous setup
Don’t care
This setup is unstable and will change when either set of
reset return to the high–level
Low–to–high clock transition.
Data entering the flip–flop requires two clock cycles to
arrive at the output (see logic diagram)
NC
Hold
NOTES:
H =
h =
High voltage level
High voltage level one setup time prior to low–to–high
clock transition
Low voltage level
Low voltage level one setup time prior to low–to–high
clock transition
L
l
=
=
NC=
X =
*
=
=
** =
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the
operating free air temperature range.)
SYMBOL
PARAMETER
RATING
UNIT
V
CC
V
IN
I
IN
V
OUT
Supply voltage
–0.5 to +7.0
V
Input voltage
–0.5 to +7.0
V
Input current
–30 to +5
mA
Voltage applied to output in high output state
–0.5 to V
CC
V
I
OUT
Current applied to output in low output state
40
mA
T
amb
Operating free air temperature range
Commercial range
0 to +70
°
C
°
C
°
C
Industrial range
–40 to +85
T
stg
Storage temperature range
–65 to +150
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
MIN
NOM
MAX
UNIT
V
CC
V
IH
V
IL
I
Ik
I
OH
I
OL
Supply voltage
4.5
5.0
5.5
V
High–level input voltage
2.4
V
Low–level input voltage
0.8
V
Input clamp current
–18
mA
High–level output current
–3
mA
Low–level output current
20
mA
°
C
°
C
T
amb
Operating free air temperature range
Commercial range
0
+70
Industrial range
–40
+85
相關PDF資料
PDF描述
74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
74F5074 Synchronizing dual D-type flip-flop/clock driver(同步雙D觸發(fā)器/時鐘驅動器)
74F51SCX 2/2-input and 3/3-input AND-NOR Gate
74F51SJX 2/2-input and 3/3-input AND-NOR Gate
74F51 Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate(雙2位寬,2輸入,2方式 ,3輸入與或非門)
相關代理商/技術參數(shù)
參數(shù)描述
74F50729 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
74F5074 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Synchronizing dual D-type flip-flop/clock driver
74F5074D 制造商:SGS 功能描述:74F5074 SGS S1I2B 制造商:NXP Semiconductors 功能描述:
74F5074N 制造商:NXP Semiconductors 功能描述:
74F51 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate