參數資料
型號: 73S1217F-EB
廠商: Maxim Integrated Products
文件頁數: 85/93頁
文件大小: 0K
描述: BOARD EVAL 73S1217F CBL/DOC/CD
產品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 1
系列: *
73S12xxF Software User Guide
UG_12xxF_016
86
Rev. 1.50
4.5.1
EMV LEVEL I Certification Tests
The EMV compliant test suite follows the Payment System Environment specification. There are several
test labs, listed on the www.emvco.com website, qualified to perform these tests.
Currently, there are two available Protocol test suites that can be used to qualify for EMV Level I
compliance. Passing either of these suites will qualify as EMV Level I compliance. The Pseudo-CCID
code links to the two TSC libraries LAPI and HAPI which comply with both tests. However, since each
lab has its own test scripts and the test scripts differ according to the lab’s setup, the application layer
must be written and adapted specifically for each test lab’s requirements. The following subsections
describe the loopback tests that are to be written either on the host side or added to the TSC Pseudo-
CCID firmware.
4.5.1.1 EMV Test Mode
An EMV test (or session) is defined as a Command/Response pair that runs from the Activation of the
card to the Deactivation of the card. A Block Transfer may or may not occur during the session
depending on the card’s ATR response.
The host may set up the EMV PSE test environment via the USB CCID Card Control command (Escape
command). The first parameter byte (B1) of the Escape command must specifically indicate whether a
test mode is invoked and if so, it should be invoked using the MCI, VISA I or VISA II test environment.
Review the Escape command section for details about this test mode.
Following a successful Escape command, the host should start the test by sending the PowerOn
command (ScardConnect). Depending on the status of the ATR (good or bad), the host should send an
empty Block Transfer command without the APDU command (command length = 0). For example: 6F
00 00 00 00… CRC.
The test loopback will be handled by the firmware and upon completion of each test, the firmware will
respond to the host with the status, indicating whether the test session completed with a successful
return code or not. An unsuccessful return code may or may not indicate that the test failed. The test
result (test passed or test failed) is determined only by the card side.
Figure 11 depicts the minimal coding required on the host side to invoke the EMV PSE test environment.
相關PDF資料
PDF描述
EBC30DRTS CONN EDGECARD 60POS DIP .100 SLD
UPM2F470MHD CAP ALUM 47UF 315V 20% RADIAL
UPM2D101MHD CAP ALUM 100UF 200V 20% RADIAL
UPA1V182MHD CAP ALUM 1800UF 35V 20% RADIAL
73S1215F-EB BOARD EVAL 73S1215F CBL/DOC/CD
相關代理商/技術參數
參數描述
73S1217F-EB-Lite 功能描述:開發(fā)板和工具包 - 8051 73S1217F EVB Lite w/Plug & Play/Usb RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1217F-IMR/F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S13B 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request
73S5040G01X0A 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk
73S8009C 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Versatile Power Management and Smart Card Interface IC