參數(shù)資料
型號(hào)： 73S1217F-EB
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 80/93頁(yè)
文件大小： 0K
描述： BOARD EVAL 73S1217F CBL/DOC/CD
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
系列： *
UG_12xxF_016
73S12xxF Software User Guide
Rev. 1.50
81
punIccTSTimeOut: Input/output parameter
Specifies the maximum delay in clock cycles between the de-assertion of the RST
signal and the leading edge of the TS character of the ATR. [Default value is 40 000]
pucIccRxErrorCounterT0: Input/output parameter
Specifies the maximum number of errors allowed when the Interface Device is in
reception mode in T=0 protocol.
pucIccTxErrorCounterT0: Input/output parameter
Specifies the maximum number of errors when the Interface Device is in
transmission mode in T=0 protocol.
pucIccTxErrorCounterT1: Input/output parameter
Specifies the maximum number of errors when T=1. The most significant nibble
gives the maximum number of R(NA) block transmissions, while the least significant
nibble gives the maximum number of I or S-block retransmissions.
ucIccConfigurationByte: Input/output parameter
This byte contains the following configuration bits:
[b0]
bIccIFSDRequestT1: Input/output. Specifies if the next I-Block will be
preceded by an S(IFS request) (TRUE) or not (FALSE).
[b1]
bIccDeactivatedOnTimeOutErrorT1: Input/output. Specifies if the Smart Card
interface is to be de-activated (TRUE) on a TimeOut error. Otherwise, an error
recovery procedure is engaged.
[b2]
bIccNADErrorCheckingT1: Input/output. Specifies whether the NAD errors
are to be checked (TRUE) or not (FALSE).
[b3]
bIccABORTManagementT1: Input/output. Specifies whether the ABORT
Request is to be managed (TRUE) or if the contacts are to be de-activated on
S(ABORT Request) reception (FALSE).
[b4]
bIccRESYNCHManagementT1: Input/output. Specifies whether an
S(RESYNCH Request) command is to be sent when too many errors occur
(TRUE) or if a de-activation sequence is to be initiated (FALSE).
[b5]
bIccRetransmitLastBlockAfterRESYNCHT1: Input/output. Specifies whether
the last block in T=1 protocol is to be retransmitted after a resynchronization
occurs or the whole command. [Useful for Microsoft IFDTESTs suite]
[b6]
bIccWarningStatusBytesManagementT0: Input/output. Specifies if the IFD
must inform the application level of whether the status bytes have been
received just after the command header transmission or after the command
data transmission (in T=0 protocol). [Useful for EMV Test suites]
[b7]
bIccDeactivateOnIFSDNegotiationError: Input/output. Specifies if the Smart
Card interface is to be de-activated on an IFSD negotiation error.
Icc_Hz: Input parameter
Specifies the desired Smart Card clock frequency. Available values are defined in
the API_Struct_12.h file (LAPI). The default value for both the internal and external
slots is 3.69 MHz.
Care must be taken to make sure the Smart Card Clock is slower than the CPU clock. Since the
CPU has much more overhead to process, a faster Smart Card clock may out run the CPU
resulting in unexpected or undesirable delays.
Since the Smart Card Clock for the external slots (slot ICC_2
ND or higher) is driven by the 73S12xxF
single source, all external slots will share the same SC clock configuration. For example, if an application
sets the first external slot to one rate, subsequent calls to this function with a different rate will be ignored.
DebouncePUEnable: Input parameter
The higher order (most significant) nibble of this byte enables (SC_DEBOUNCEON)
or disables (SC_DEBOUNCEOFF) card debounce. The low order (least significant)
nibble of this byte enables (TRUE) or disables (FALSE) the Pull-Up.
相關(guān)PDF資料
PDF描述
EBC30DRTS CONN EDGECARD 60POS DIP .100 SLD
UPM2F470MHD CAP ALUM 47UF 315V 20% RADIAL
UPM2D101MHD CAP ALUM 100UF 200V 20% RADIAL
UPA1V182MHD CAP ALUM 1800UF 35V 20% RADIAL
73S1215F-EB BOARD EVAL 73S1215F CBL/DOC/CD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73S1217F-EB-Lite 功能描述:開(kāi)發(fā)板和工具包 - 8051 73S1217F EVB Lite w/Plug & Play/Usb RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1217F-IMR/F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S13B 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request
73S5040G01X0A 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk
73S8009C 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Versatile Power Management and Smart Card Interface IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*